


Advanced Topics in Communication Networks

Programming Network Data Planes



Laurent Vanbever

nsg.ee.ethz.ch

ETH Zürich

Oct 29 2019

Last week on

Advanced Topics in Communication Networks

P4 hardware
target

P4-based
applications

How do we build a *fast*
reprogrammable switch?

“Programmable switches are 10-100x slower than fixed-function switches. They cost more and consume more power.”

Conventional wisdom in networking

How can we allow network programmability in the field,
at reasonable cost, and without **sacrificing speed**

supporting Tbps of
backplane throughput

Let's look at a concrete design: Reconfigurable Match Tables (RMT)

sdn-chip-sigcomm-2013.pdf (page 1 of 12)

Forwarding Metamorphosis: Fast Programmable Match-Action Processing in Hardware for SDN

Pat Bosshart[†], Glen Gibb[‡], Hun-Seok Kim[†], George Varghese[§], Nick McKeown[‡],
Martin Izzard[†], Fernando Mujica[†], Mark Horowitz[‡]
[†]Texas Instruments [‡]Stanford University [§]Microsoft Research
pat.bosshart@gmail.com {grg, nickm, horowitz}@stanford.edu
varghese@microsoft.com {hkim, izzard, fmujica}@ti.com

ABSTRACT

In Software Defined Networking (SDN) the control plane is physically separate from the forwarding plane. Control software programs the forwarding plane (e.g., switches and routers) using an open interface, such as OpenFlow. This paper aims to overcome two limitations in current switching chips and the OpenFlow protocol: i) current hardware switches are quite rigid, allowing “Match-Action” processing on only a fixed set of fields, and ii) the OpenFlow specification only defines a limited repertoire of packet processing actions. We propose the RMT (reconfigurable match tables) model, a new RISC-inspired pipelined architecture for switching chips, and we identify the essential minimal set of action primitives to specify how headers are processed in hardware. RMT allows the forwarding plane to be changed in the field without modifying hardware. As in OpenFlow, the programmer can specify multiple match tables of arbitrary width and depth, subject only to an overall resource limit, with each table configurable for matching on arbitrary fields. However, RMT allows the programmer to modify *all* header fields much more comprehensively than in OpenFlow. Our paper describes the design of a 64 port by 10 Gb/s switch chip implementing the RMT model. Our concrete design demonstrates, contrary to concerns within the community, that flexible OpenFlow hardware switch implementations are feasible at almost no additional cost or power.

1. INTRODUCTION

To improve is to change; to be perfect is to change often. — Churchill

Good abstractions—such as virtual memory and time-sharing—are paramount in computer systems because they allow systems to deal with change and allow simplicity of programming at the next higher layer. Networking has progressed because of key abstractions: TCP provides the abstraction of connected queues between endpoints, and IP provides a simple datagram abstraction from an endpoint to the network edge. However, routing and forwarding *within* the network remain a confusing conglomerate of routing protocols (e.g., BGP, ICMP, MPLS) and forwarding behaviors (e.g., routers, bridges, firewalls), and the control and forwarding planes remain intertwined inside closed, vertically integrated boxes.

Software-defined networking (SDN) took a key step in abstracting network functions by separating the roles of the control and forwarding planes via an *open* interface between them (e.g., OpenFlow [27]). The control plane is lifted up and out of the switch, placing it in external software. This programmatic control of the forwarding plane allows network owners to add new functionality to their network, while replicating the behavior of existing protocols. OpenFlow has become quite well-known as an interface between the control plane and the forwarding plane based on the approach known as “Match-Action”. Roughly, a subset of packet bytes

Categories and Subject Descriptors

[SIGCOMM'13]

The paper argues that flexibility does **not** come at the price of performance or cost

Outline

- Conventional switch chips are inflexible
- SDN demands flexibility...sounds expensive...
- How do we do it: The RMT switch model
- Flexibility costs less than 15%

Enter...

Reconfigurable Match Tables (RMT)

Outline

- Conventional switch chip are inflexible
- SDN demands flexibility...sounds expensive...
- **How do we do it: The RMT switch model**
- Flexibility costs less than 15%

What kind of switch architecture could support flexibility and yet run at Terabits per second?

Throughput
aggregate

1 Tbps

Packet size
average

1000 bits


operations
per packet (avg.)

10


Requirements

10 billion op./second


Pipelined architectures organize processing through a sequence of processing units and local memory



For flexibility,
each processing unit/memory can be made generic



Each CPU can process distinct packets, with up to 10 packets going through the pipeline simultaneously



The runtime behavior of the parser & the match stages is defined through the RMT abstract model

The RMT Abstract Model

- Parse graph
- Table graph

How do we implement in hardware
a programmable parser and a logical pipeline?

How do we implement in hardware a **programmable parser** and a logical pipeline?

anics48-gibb.pdf (page 1 of 12)

Design Principles for Packet Parsers

Glen Gibb[†], George Varghese[‡], Mark Horowitz[†], Nick McKeown[†]
[†]Stanford University [‡]Microsoft Research
{grg, horowitz, nickm}@stanford.edu varghese@microsoft.com

ABSTRACT

All network devices must parse packet headers to decide how packets should be processed. A 64×10 Gb/s Ethernet switch must parse one billion packets per second to extract fields used in forwarding decisions. Although a necessary part of all switch hardware, very little has been written on parser design and the trade-offs between different designs. Is it better to design one fast parser, or several slow parsers? What is the cost of making the parser reconfigurable in the field? What design decisions most impact power and area?

In this paper, we describe trade-offs in parser design, identify design principles for switch and router designers, and describe a parser generator that outputs synthesizable Verilog that is available for download. We show that i) packet parsers today occupy about 1-2% of the chip, and ii) while future packet parsers will need to be programmable, this only doubles the (already small) area needed.

Categories and Subject Descriptors


C.2.1 [Computer-Communication Networks]: Network Architecture and Design—*Network Communications*

Keywords

Parsing; Design principles; Reconfigurable parsers

1. INTRODUCTION

Despite their variety, *every* network device examines fields



The diagram shows a packet structure with four main sections: Ethernet (Len: 14B), IPv4 (Len: 20B), TCP (Len: 20B), and Payload. Below the Ethernet section, a vertical bar is labeled 'Next: IPv4'. Below the IPv4 section, a vertical bar is labeled 'Next: TCP'. Below the TCP section, a vertical bar is labeled 'Len: 20B'. Dashed arrows point from the 'Next: IPv4' and 'Next: TCP' labels to the start of their respective sections. Above the diagram, arrows indicate the direction of the packet flow: Ethernet (left), IPv4 (right), TCP (right), and Payload (right).

Figure 1: A TCP packet.

In practice, packets often contain many more headers. These extra headers carry information about higher level protocols (e.g., HTTP headers) or additional information that existing headers do not provide (e.g., VLANs¹ in a college campus, or MPLS² in a public Internet backbone). It is common for a packet to have eight or more different packet headers during its lifetime.

To parse a packet, a network device has to identify the headers in sequence before extracting and processing specific fields. A packet parser seems straightforward since it knows *a priori* which header types to expect.

In practice, designing a parser is quite challenging:

1. **Throughput.** Most parsers must run at line-rate, supporting continuous minimum-length back-to-back packets. A 10 Gb/s Ethernet link can deliver a new packet every 70 ns; a state-of-the-art Ethernet switch ASIC with 64×40 Gb/s ports must process a new packet every 270 ns.

[ANCS'13]

Parsing is the (complex) process of identifying and extracting the appropriate fields in a packet header

Throughput

Parser must run at line-rate

parse 1 packet every 70 ns on a 10 Gbps link

Dependency

Parsing involves sequential processing as headers typically point to the next one

Incompleteness


Some headers do not even identify the subsequent header

Heterogeneity

Many header formats exist that can appear in various orders/locations

A parser can be divided into two separate blocks:
header identification and field extraction


implements the parse graph's
state machine



extracts the chosen fields
from identified headers

In a programmable parser, the two modules rely on **runtime information** instead of hard-coded logic

stored in memory,
e.g. in RAM and/or TCAM





stores the bit sequences that identify the headers

stores the next state, the fields to extract, and any other data (if any)


How do we implement in hardware
a programmable parser and **a logical pipeline?**

A compiler translates a given RMT logical pipeline (specified in P4) into a physical one

RMT Logical to Physical Table Mapping



The compiler maps each individual logical stage to one or more physical stage.



The RMT pipeline in a few statistics

Our Switch Design

- 64 x 10Gb ports
 - 960M packets/second
 - 1GHz pipeline
- Programmable parser
- 32 Match/action stages
- Huge TCAM: 10x current chips
 - 64K TCAM words x 640b
- SRAM hash tables for exact matches
 - 128K words x 640b
- 224 action processors per stage
- All OpenFlow statistics counters

Building a RMT pipeline is **only 15% more expensive** than building a fixed-function switching pipeline

Outline

- Conventional switch chip are inflexible
- SDN demands flexibility...sounds expensive...
- How do I do it: The RMT switch model
- **Flexibility costs less than 15%**

The biggest cost is the memory...
not the processing logic

Cost of Configurability: Comparison with Conventional Switch

- Many functions identical: I/O, data buffer, queueing...
- Make extra functions optional: statistics
- Memory dominates area
 - Compare memory area/bit and bit count
- RMT must use memory bits efficiently to compete on cost
- Techniques for flexibility
 - Match stage unit RAM configurability
 - Ingress/egress resource sharing
 - Table predication allows multiple tables per stage
 - Match memory overhead reduction
 - Match memory multi-word packing

That was just an academic paper
Let's look at a real flexible pipeline



A small subset of our lab @ITET with two Tofino 3.2 Tbps, 32x 100 GbE QSFP28

That was just an academic paper
Let's look at a real flexible pipeline



Programmable Data Plane at Terabit Speeds

Vladimir Gurevich
May 16, 2017



Copyright © 2017 - Barefoot Networks


Source: Programmable Data Planes at Terabit Speeds, Vladimir Gurevich, 2017

Barefoot Tofino 6.5 Tbps backplane

several billion packets per second at line rate

6.5Tb/s Tofino™ Summary


- **State of the art design**
 - Single Shared Packet Buffer
 - TSMC 16nm FinFET+
- **Four Match+Action Pipelines**
 - Fully programmable PISA Embodiment
 - All compiled programs run at line-rate.
 - Up to 1.3 million IPv4 routes
- **Port Configurations**
 - 65 x 100GE/40GE
 - 130 x 50GE
 - 260 x 25GE/10GE
- **CPU Interfaces**
 - PCIe: Gen3 x4/x2/x1
 - Dedicated 100GE port



Barefoot Tofino 6.5 Tbps backplane

several billion packets per second at line rate

Tofino. Simplified Block Diagram



Each pipe has 16x100G MACs + a Packet
Additional ports for recirculation, Packet Generator, CPU

Tofino relies on Packet Header Vector (PHV) to pass states between stages

Packet Header Vector (PHV)


- A set of uniform containers that carry the headers and metadata along the pipeline
- Fields can be packed into any container or their combination
- PHV Allocation step in the compiler decides the actual packing



Tofino uses a folded pipeline in which the *same* stages are used for both the ingress and the egress pipeline


Unified Pipeline

- **There is no difference between ingress and egress processing**
 - The same blocks can be efficiently shared



What's next?

Tofino 2: 12.8 Tbps (7 nm switching ASIC)



<https://www.barefootnetworks.com/press-releases/barefoot-networks-unveils-tofino-2-the-next-generation-of-the-worlds-first-fully-p4-programmable-network-switch-asics/>

This week on

Advanced Topics in Communication Networks

P4 hardware
target

P4-based
applications

What cool things
can we do with it?

Data plane
programmability

for

Performance

Monitoring

Applications offloading

Platforms

for

Data plane
programmability

Correctness

Management

Language-Directed Hardware Design for Network Performance Monitoring

Sonata: Query-Driven Streaming Network Telemetry

Arpit Gupta, Princeton University
 Rob Harrison, Princeton University
 Marco Canini, KAUST
 Nick Feamster, Princeton University
 Jennifer Rexford, Princeton University
 Walter Willinger, NIKSUN Inc.

ABSTRACT
 Managing and securing networks requires collecting and analyzing network traffic data in real time. Existing telemetry systems do not allow operators to express the range of queries needed to perform management or scale to large traffic volumes and rates. We present Sonata, an expressive and scalable telemetry system that coordinates joint collection and analysis of network traffic. Sonata provides a declarative interface to express queries for a wide range of common telemetry tasks, to enable real-time execution. Sonata partitions each query across the stream processor and the data plane, running as much of the query as it can on the network switch, at line rate. To optimize the use of limited switch memory, Sonata dynamically refines each query to ensure that available resources focus only on traffic that satisfies the query. Our evaluation shows that Sonata can support a wide range of telemetry tasks while reducing the workload for the stream processor by as much as seven orders of magnitude compared to existing telemetry systems.

CCS CONCEPTS
 • Networks → Network monitoring.

KEYWORDS
 analytics, programmable switches, stream processing

ACM Reference Format:
 Arpit Gupta, Rob Harrison, Marco Canini, Nick Feamster, Jennifer Rexford, and Walter Willinger. 2018. Sonata: Query-Driven Streaming Network Telemetry. In *SIGCOMM '18*. ACM, SIGCOMM 2018 Conference, August 20–25, 2018, Budapest, Hungary. ACM, New York, NY, USA, 15 pages. <https://doi.org/10.1145/3265432.3265555>

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions.acm.org.
 SIGCOMM '18, August 20–25, 2018, Budapest, Hungary.
 © 2018 Association for Computing Machinery.
 ACM ISBN 978-1-4503-5649-0/18/08...\$15.00
<https://doi.org/10.1145/3265432.3265555>

LossRadar: Fast Detection of Lost Packets in Data Center Networks

FlowRadar: A Better NetFlow for Data Centers

Yuliang Li¹, Rui Miao¹, Changhoon Kim¹, Minlan Yu¹
¹University of Southern California ¹Barefoot Networks

ABSTRACT
 Packet loss caused by congestion and hardware failures in data center networks is a major concern. We propose LossRadar, a fast and accurate loss detection system. LossRadar is designed to detect loss events in real time and to provide fine-grained loss information. It is easy to integrate with existing network monitoring tools. LossRadar is implemented in hardware and is easy to deploy in data center networks. It is designed to be used in conjunction with existing network monitoring tools. LossRadar is implemented in hardware and is easy to deploy in data center networks. It is designed to be used in conjunction with existing network monitoring tools.

Abstract
 NetFlow has been a widely used monitoring tool with a variety of applications. NetFlow maintains an active working set of flows in a hash table that supports flow insertion, collision resolution, and flow removing. This is hard to implement in merchant silicon at data center switches, which has limited per-packet processing time. Therefore, many NetFlow implementations and other monitoring solutions have to sample or select a subset of packets to monitor. In this paper, we observe the need to monitor all the flows without sampling in short time scales. Thus, we design FlowRadar, a new way to maintain flows and their counters that scales to a large number of flows with small memory and bandwidth overhead. The key idea of FlowRadar is to encode per-flow counters with a small memory and constant insertion time at switches, and then to leverage the computing power at the remote collector to perform network-wide decoding and analysis of the flow counters. Our evaluation shows that the memory usage of FlowRadar is close to traditional NetFlow with perfect hashing. With FlowRadar, operators can get better views into their networks as demonstrated by two new monitoring applications we build on top of FlowRadar.

1 Introduction
 NetFlow [41] is a widely used monitoring tool for over 20 years, which records the flows (e.g., source IP, destination IP, source port, destination port, and protocol) and their properties (e.g., packet counters, and the flow starting and finishing times). When a flow finishes after the in-flight timeout, NetFlow exports the corresponding flow records to a remote collector. NetFlow has been used for a variety of monitoring applications such as accounting network usage, capacity planning, troubleshooting, and attack detection. Despite its wide applications, the key problem to im-

Dapper: Data Plane Performance Diagnosis of TCP

Network-Wide Heavy Hitter Detection with Commodity Switches

Rob Harrison, Qizhe Cai, Arpit Gupta, and Jennifer Rexford
 Princeton University

ABSTRACT
 With more applications running in the data plane, network operators often need to track the performance of the data plane. We present Dapper, a system for diagnosing TCP performance in the data plane. Dapper is designed to be used in conjunction with existing network monitoring tools. Dapper is implemented in hardware and is easy to deploy in data center networks. It is designed to be used in conjunction with existing network monitoring tools.

ABSTRACT
 Many network monitoring tasks identify subsets of traffic that stand out, e.g., top-k flows for a particular statistic. A Protocol-Independent Switch Architecture (PISA) based approach can identify these “heavy hitter” flows directly in the data plane, by aggregating traffic statistics across packets and comparing against a threshold. However, network operators often want to identify interesting traffic on a network-wide basis. To bridge the gap between line-rate monitoring and network-wide visibility, we present a distributed heavy-hitter detection scheme for network-wide one-hop switches. We use adaptive thresholds to perform efficient threshold monitoring in the data plane. We implement our system using the P4 language, and evaluate it using real-world packet traces. We demonstrate that our solution can accurately detect network-wide heavy hitters with up to 70% savings in communication overhead compared to an existing approach with a provable upper bound.

1 INTRODUCTION
 Network operators often need to identify outliers in network traffic, to detect attacks or diagnose performance problems. A common way to detect unusual traffic is to perform “heavy hitter” detection that identifies the top-k flows (or flows exceeding a pre-determined threshold) according to some metric. For example, network operators often track destinations receiving traffic from a large number of distinct sources or TCP incast [4] in real time. In traditional networks, this heavy-hitter detection relies on analyzing packet samples or flow logs [5, 6]. Programmable switches offer new possibilities for aggregating traffic statistics and identifying large flows directly in the data plane [17, 18, 24, 27]. These

Figure 1: The graph shows the small number of heavy hitters between two major ISPs [12] with different monitoring intervals. Even under high sampling rates, recall quickly diminishes and worsens as the monitoring interval grows.

In-band Network Telemetry (INT)

June 2016

Changhoon Kim, Parag Bhidé, Ed Doe: *Barefoot Networks*
 Hugh Holbrook: *Arista*
 Anoop Ghanwani: *Dell*
 Dan Daly: *Intel*
 Mukesh Hira, Bruce Davie: *VMware*

Introduction
Terms
What To Monitor
Switch-level Information
Ingress Information
Egress Information
Buffer Information
Processing INT Headers
INT Header Types
Handling INT Packets
Header Format and Location
INT over any encapsulation
On-the-fly Header Creation
Header Format
Header Location and Format -- INT over Geneve

SketchLearn: Relieving User Burdens in Approximate Measurement with Automated Statistical Inference

Elastic Sketch: Adaptive and Fast Network-wide Measurements

One Sketch to Rule Them All: Rethinking Network Flow Monitoring with UnivMon



Zaoxing Liu¹, Antonis Manousis¹, Gregory Vorsanger¹, Vyas Sekar¹, Vladimir Braverman¹
¹ Johns Hopkins University ¹ Carnegie Mellon University

ABSTRACT
 Network management requires accurate estimates of metrics for many applications including traffic engineering (e.g., congestion control, routing, and security (e.g., DDoS detection). Obtaining accurate estimates given router CPU and memory constraints is a challenging problem. Existing approaches fall into one of two undesirable extremes: (1) low fidelity general-purpose approaches such as sampling, or (2) high fidelity but complex algorithms customized to specific application-level metrics. Ideally, a solution should be both general (i.e., supports many applications) and provide accuracy comparable to custom algorithms. This paper presents UnivMon, a framework for flow monitoring which leverages recent theoretical advances and demonstrates that it is possible to achieve both generality and high accuracy. UnivMon uses an application-agnostic data plane monitoring primitive, different (and possibly unforeseen) estimation algorithms run in the control plane, and use the statistics from the data plane to compute application-level metrics. We present a proof-of-concept implementation of UnivMon using P4 and develop simple coordination techniques to provide a “one-big-switch” abstraction for network-wide monitoring. We evaluate the effectiveness of UnivMon using a range of trace-driven evaluations and show that it offers comparable (and sometimes better) accuracy relative to custom sketching solutions across a range of monitoring tasks.

CCS CONCEPTS
 • Networks → Network monitoring; Network measurement.

Keywords
 Flow Monitoring, Sketching, Streaming Algorithms

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions.acm.org.
 SIGCOMM '18, August 22–26, 2018, Philadelphia, PA.
 © 2018 Association for Computing Machinery.
 ACM ISBN 978-1-4503-5649-0/18/08...\$15.00
<https://doi.org/10.1145/3265432.3265555>



In-band Network Telemetry (INT)

June 2016

Changhoon Kim, Parag Bhidé, Ed Doe: *Barefoot Networks*
Hugh Holbrook: *Arista*
Anoop Ghanwani: *Dell*
Dan Daly: *Intel*
Mukesh Hira, Bruce Davie: *VMware*

- [Introduction](#)
- [Terms](#)
- [What To Monitor](#)
- [Switch-level Information](#)
- [Ingress Information](#)
- [Egress Information](#)
- [Buffer Information](#)
- [Processing INT Headers](#)
- [INT Header Types](#)
- [Handling INT Packets](#)
- [Header Format and Location](#)
- [INT over any encapsulation](#)
- [On-the-fly Header Creation](#)
- [Header Format](#)
- [Header Location and Format -- INT over Geneve](#)




Current monitoring methods are inadequate

- Not fast enough
 - Involve CPU and control planes
 - Network state changes rapidly
- Do not provide end-to-end state
 - Difficult to correlate per-element state with the actual path of a flow

INT : In-band Network Telemetry

- Mechanism for collecting network state in the dataplane
 - As close to **realtime** as possible
 - At current and future **line rates**
 - With a framework that can **adapt** over time
- Examples of network state
 - Switch ID, Ingress Port ID, Egress Port ID
 - Egress Link Utilization
 - Hop Latency
 - Egress Queue Occupancy
 - Egress Queue Congestion Status
 -

INT Header Format



Source: In-band Network Telemetry, Mukesh Hira and Naga Katta, 2015

INT using P4

- P4 enables flexible packet parsing and modification for INT
- P4 allows INT to adapt to
 - Any Encapsulation format
 - Any State required to be collected
 - Any feature, protocol – current and future

INT : P4 Code Snippet

Exact-match Table Definition

```
table int_inst {  
  reads {  
    int_header.instruction_mask : exact;  
  }  
  actions {  
    int_set_header_i0;  
    int_set_header_i1;  
    int_set_header_i2;  
    int_set_header_i3;  
    .....
```

Action Definitions

```
  action int_set_header_i0() {  
  }  
  action int_set_header_i1() {  
    int_set_header_3();  
  }  
  action int_set_header_i2() {  
    int_set_header_2();  
  }  
  action int_set_header_i3() {  
    int_set_header_3();  
    int_set_header_2();  
  }  
  .....
```

HULA: INT + Flowlet routing


1. Periodic INT probes

- disseminate path utilization to switches

2. Flowlet detection and path selection


- happens at **all** switches
- hop-by-hop adaptive routing

INT probes traverse multiple paths




Source: In-band Network Telemetry, Mukesh Hira and Naga Katta, 2015

Probes carry path utilization



Source: In-band Network Telemetry, Mukesh Hira and Naga Katta, 2015

Probes update switch state



Source: In-band Network Telemetry, Mukesh Hira and Naga Katta, 2015

Summary

- INT provides real-time network state directly in the dataplane
 - Scales to arbitrarily large networks
 - Scales to current and future link speeds
 - Can adapt to any network, any encap, any application
- Knowledge of real-time network state opens up new possibilities
 - Enhanced monitoring and troubleshooting
 - Network-state aware routing
 - ...

Language-Directed Hardware Design for Network Performance Monitoring

Sonata: Query-Driven Streaming Network Telemetry

Arpit Gupta, Rob Harrison, Marco Canini, Nick Feamster, Jennifer Rexford, Walter Willinger

ABSTRACT
Managing and securing networks requires collecting and analyzing network traffic data in real time. Existing telemetry systems do not allow operators to express the range of queries needed to perform management or scale to large traffic volumes and rates. We present Sonata, an expressive and scalable telemetry system that coordinates joint collection and analysis of network traffic. Sonata provides a declarative interface to express queries for a wide range of common telemetry tasks, to enable real-time execution. Sonata partitions each query across the stream processor and the data plane, running as much of the query as it can on the network switch, at line rate. To optimize the use of limited switch memory, Sonata dynamically refines each query to ensure that available resources focus only on traffic that satisfies the query. Our evaluation shows that Sonata can support a wide range of telemetry tasks while reducing the workload for the stream processor by as much as seven orders of magnitude compared to existing telemetry systems.

CCS CONCEPTS
• Networks → Network monitoring.

KEYWORDS
analytics, programmable switches, stream processing

ACM Reference Format:
Arpit Gupta, Rob Harrison, Marco Canini, Nick Feamster, Jennifer Rexford, and Walter Willinger. 2018. Sonata: Query-Driven Streaming Network Telemetry. In *SIGCOMM '18*. ACM, SIGCOMM 2018 Conference, August 20–25, 2018, Budapest, Hungary. ACM, New York, NY, USA, 15 pages. <https://doi.org/10.1145/3252954.3252955>

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions.acm.org.
SIGCOMM '18, August 20–25, 2018, Budapest, Hungary.
© 2018 Association for Computing Machinery.
ACM ISBN 978-1-4503-6649-0/18/08...\$15.00
<https://doi.org/10.1145/3252954.3252955>

LossRadar: Fast Detection of Lost Packets in Data Center Networks

FlowRadar: A Better NetFlow for Data Centers

Yuliang Li*, Rui Miao*, Changhoon Kim*, Minlan Yu*
**University of Southern California *Barfoot Networks*

ABSTRACT
Packet loss caused by congestion and network of detection is not only a real-time issue but also a long-term issue. We propose a new method to detect packet loss in data center networks. We propose a new method to detect packet loss in data center networks. We propose a new method to detect packet loss in data center networks.

Abstract
NetFlow has been a widely used monitoring tool with a variety of applications. NetFlow maintains an active working set of flows in a hash table that supports flow insertion, collision resolution, and flow removing. This is hard to implement in merchant silicon at data center switches, which has limited per-packet processing time. Therefore, many NetFlow implementations and other monitoring solutions have to sample or select a subset of packets to monitor. In this paper, we observe the need to monitor all the flows without sampling in short time scales. Thus, we design FlowRadar, a new way to maintain flows and their counters that scales to a large number of flows with small memory and bandwidth overhead. The key idea of FlowRadar is to encode per-flow counters with a small memory and constant insertion time at switches, and then to leverage the computing power at the remote collector to perform network-wide decoding and analysis of the flow counters. Our evaluation shows that the memory usage of FlowRadar is close to traditional NetFlow with perfect hashing. With FlowRadar, operators can get better views into their networks as demonstrated by two new monitoring applications we build on top of FlowRadar.

1 Introduction
NetFlow [4] is a widely used monitoring tool for over 20 years, which records the flows (e.g., source IP, destination IP, source port, destination port, and protocol) and their properties (e.g., packet counters, and the flow start- and finish times). When a flow finishes after the in-flight timeout, NetFlow exports the corresponding flow records to a remote collector. NetFlow has been used for a variety of monitoring applications such as accounting network usage, capacity planning, troubleshooting, and attack detection.

Despite its wide applications, the key problem to im-

Dapper: Data Plane Performance Diagnosis of TCP

Network-Wide Heavy Hitter Detection with Commodity Switches

Rob Harrison, Qizhe Cai, Arpit Gupta, and Jennifer Rexford
Princeton University

ABSTRACT
With more applications running in the data plane, network operators often need to track the network-wide heavy hitters to identify these "heavy hitter" flows directly in the data plane, by aggregating traffic statistics across packets and comparing against a threshold. However, network operators often want to identify interesting traffic on a network-wide basis. To bridge the gap between line-rate monitoring and network-wide visibility, we present a distributed heavy-hitter detection scheme for networked multi-tenant switches. We use adaptive thresholds to perform efficient threshold monitoring directly in the data plane. We implement our system using the P4 language, and evaluate it using real-world packet traces. We demonstrate that our solution can accurately detect network-wide heavy hitters with up to 70% savings in communication overhead compared to an existing approach with a provable upper bound.

1 INTRODUCTION
Network operators often need to identify outliers in network traffic, to detect attacks or diagnose performance problems. A common way to detect unusual traffic is to perform "heavy hitter" detection that identifies the top-k flows (or flows exceeding a pre-determined threshold) according to some metric. For example, network operators often track destinations receiving traffic from a large number of distinct sources or TCP incast [5, 6]. Programmable switches offer new possibilities for aggregating traffic statistics and identifying large flows directly in the data plane [17, 18, 24, 27]. These

Figure 1: The graph shows the result of detecting heavy hitters between two major ISPs [12] with different monitoring intervals. Even under high sampling rates, recall quickly diminishes and worsens as the monitoring interval grows.

CCS CONCEPTS
• Networks → Network monitoring.

KEYWORDS
Flow Monitoring, Sketching, Streaming Algorithms

ACM Reference Format:
Rob Harrison, Qizhe Cai, Arpit Gupta, and Jennifer Rexford. 2018. Dapper: Data Plane Performance Diagnosis of TCP. In *SIGCOMM '18*. ACM, SIGCOMM 2018 Conference, August 20–25, 2018, Budapest, Hungary. ACM, New York, NY, USA, 15 pages. <https://doi.org/10.1145/3252954.3252955>

In-band Network Telemetry (INT)

June 2016

Changhoon Kim, Parag Bhidé, Ed Doe: *Barfoot Networks*
Hugh Holbrook: *Arista*
Anoop Ghanwani: *Dell*
Dan Daly: *Intel*
Mukesh Hira, Bruce Davie: *VMware*

Introduction
Terms
What To Monitor
Switch-level Information
Ingress Information
Egress Information
Buffer Information
Processing INT Headers
INT Header Types
Handling INT Packets
Header Format and Location
INT over any encapsulation
On-the-fly Header Creation
Header Format
Header Location and Format – INT over Geneve

SketchLearn: Relieving User Burdens in Approximate Measurement with Automated Statistical Inference

Elastic Sketch: Adaptive and Fast Network-wide Measurements

One Sketch to Rule Them All: Rethinking Network Flow Monitoring with UnivMon

Zaoxing Liu*, Antonis Manousis*, Gregory Vorsanger*, Vyas Sekar*, Vladimir Braverman*
**Johns Hopkins University *Carnegie Mellon University*


ABSTRACT
When network scan attack, DDoS, and other threats are becoming increasingly common, network operators need to monitor network-wide traffic statistics in real time. However, network operators often want to identify interesting traffic on a network-wide basis. To bridge the gap between line-rate monitoring and network-wide visibility, we present a distributed heavy-hitter detection scheme for networked multi-tenant switches. We use adaptive thresholds to perform efficient threshold monitoring directly in the data plane. We implement our system using the P4 language, and evaluate it using real-world packet traces. We demonstrate that our solution can accurately detect network-wide heavy hitters with up to 70% savings in communication overhead compared to an existing approach with a provable upper bound.

1 Introduction
Network management is multi-faceted and encompasses a range of tasks including traffic engineering [11, 32], attack and anomaly detection [9], and forensic analysis [46]. Each such management task requires accurate and timely statistics on different application-level metrics of interest, e.g., the flow size distribution [27], heavy hitters [10], entropy measures [38, 50], or detecting changes in traffic patterns [44]. At a high level, there are two classes of techniques to estimate these metrics of interest. The first class of approaches relies on *aggregate flow monitoring*, typically with some form of packet sampling (e.g., NetFlow [25]). While generic flow monitoring is good for coarse-grained visibility, prior work has shown that it provides low accuracy for more fine-grained metrics [30, 31, 43]. These well-known limitations of sampling motivated an alternative class of techniques based on *sketching* or *streaming algorithms*. Here, custom online algorithms and data structures are designed for specific metrics of interest that can yield provable resource-accuracy trade-offs (e.g., [17, 18, 20, 31, 36, 38, 45]).

While the body of work in data streaming and sketching has made significant contributions, we argue that this history of crafting special-purpose algorithms is unenabling in the long term. As the number of monitoring tasks grows, this entails significant investment in algorithm design and hardware support for new metrics of interest. While recent tools like OpenSketch [47] and SCREAM [41] provide libraries to reduce the implementation effort and offer efficient resource allocation, they do not address the fundamental need to design and operate new custom sketches for each task. Furthermore, as any given point in time the data plane resources have to be committed (a priori) to a specific set of metrics to monitor and will have fundamental blind spots for other metrics that are not currently being tracked.

Ideally, we want a monitoring framework that offers both generality by delaying the binding to specific applications of interest but at the same time provides the required fidelity for estimating these metrics. Achieving generality and high fidelity simultaneously has been an elusive goal both in theory [23] (Question 2.4) as well as in practice [45].

In this paper, we present the *UnivMon* (short for Universal Monitoring) framework that can simultaneously achieve both generality and high fidelity across a broad spectrum of monitoring tasks [31, 36, 38, 51]. UnivMon builds on and



MARPLE [SIGCOMM'17]

SONATA [SIGCOMM'18]

Both papers enable operators to express **monitoring queries**

```
result = filter(pktstream, qid == Q and switch == S
               and t_out - t_in > 1ms)
returns a stream of packets experiencing high queuing latencies
```

A compiler then compiles these queries to: switch programs + control code

The two papers differ among others in the types of queries they support



LossRadar [CoNEXT'16]


FlowRadar [NSDI'16]

Develop techniques and tools to monitor *all flows* by

- relying on in-switch data structures (Bloom Filters) and
- decoding them at the controller-level

DAPPER [SOSR'17]

Network-Wide HH [SOSR'18]



Develop P4-based detection mechanisms to

- diagnose TCP performance issue (e.g. small receiver buffers)
- heavy-hitter (e.g. port scanners, superspreader, DDoS)

Introduce techniques to make sketch-based monitoring more practical (by making sketches adaptive or "universal")

SketchLearn [SIGCOMM'18]

Elastic Sketch [SIGCOMM'18]

UnivMon [SIGCOMM'16]



Data plane
programmability

for

Performance
Monitoring

Applications offloading

Platforms


for

Data plane
programmability

Correctness


Management

[SOSR'15]




Consensus at network speed

[HotNets'17]



In-Network Aggregation
(e.g., for MapReduce, graph analytics, ML)


[SIGCOMM'17]



Stateful layer-4 load balancers


+ NetCache [SOSP'17], NetChain [NSDI'18]

[SOSR'15]




Consensus at network speed

[HotNets'17]



In-Network Aggregation
(e.g., for MapReduce, graph analytics, ML)

[SIGCOMM'17]



Stateful layer-4 load balancers

+ NetCache [SOSP'17], NetChain [NSDI'18]

NetCache: Balancing Key-Value Stores with Fast In-Network Caching

Xin Jin, Xiaozhou Li, Haoyu Zhang, Robert Soulé
Jeongkeun Lee, Nate Foster, Changhoon Kim, Ion Stoica



NetCache solves the problem of load-balancing in key-values stores observing *dynamic, skewed* workload

NetCache is a **rack-scale key-value store** that leverages **in-network data plane caching** to achieve

billions QPS throughput

&

~10 μ s latency

even under

highly-skewed

&


rapidly-changing

workloads.

New generation of systems enabled by programmable switches 😊

NetCache solves the problem of load-balancing in key-values stores observing *dynamic, skewed* workload

Key challenge: *highly-skewed* and rapidly-changing workloads



It leverages that a small but very fast cache can provide perfect load-balancing... in theory

Opportunity: fast, small cache can ensure load balancing

[B. Fan et al. SoCC'11, X. Li et al. NSDI'16]

Cache $O(N \log N)$ hottest items

E.g., 10,000 hot objects


N: # of servers



E.g., 100 backends with 100 billions items

Requirement: cache throughput \geq backend aggregate throughput

NetCache relies on the O(billion) throughput of programmable network devices to achieve it in practice



It relies on a tailored UDP-based protocol, an de/encoding scheme for storing variable length values, and sketches


Key-value caching in network ASIC at line rate ?!

- ❑ How to identify application-level packet fields ?
- ❑ How to store and serve variable-length data ?
- ❑ How to efficiently keep the cache up-to-date ?

Key-value caching in network ASIC at line rate

- How to identify application-level packet fields ?
- How to store and serve variable-length data ?
- How to efficiently keep the cache up-to-date ?

NetCache Packet Format



- ❑ Application-layer protocol: compatible with existing L2-L4 layers
- ❑ Only the top of rack switch needs to parse NetCache fields

Key-value caching in network ASIC at line rate

- ❑ How to identify application-level packet fields ?
- ➔ ❑ How to store and serve variable-length data ?
- ❑ How to efficiently keep the cache up-to-date ?

Key-value store using register array in network ASIC

Match	pkt.key == A	pkt.key == B
Action	process_array(0)	process_array(1)

pkt.value: A B

```
action process_array(idx) :  
  if pkt.op == read:  
    pkt.value ← array[idx]  
  elif pkt.op == cache_update:  
    array[idx] ← pkt.value
```

0 1 2 3
A B

Register Array

Variable-length key-value store in network ASIC?

Match	pkt.key == A	pkt.key == B
Action	process_array(0)	process_array(1)

pkt.value: A B

0	1	2	3
A	B		

Register Array

Key Challenges:

- ❑ No loop or string due to strict timing requirements
- ❑ Need to minimize hardware resources consumption
 - Number of table entries
 - Size of action data from each entry
 - Size of intermediate metadata across tables

Combine outputs from multiple arrays


Lookup Table	Match	pkt.key == A	Bitmap indicates arrays that store the key's value Index indicates slots in the arrays to get the value Minimal hardware resource overhead	
	Action	bitmap = 111 index = 0		
pkt.value:		A0	A1	A2

Value Table 0	Match	bitmap[0] == 1	→	0	1	2	3	Register Array 0
	Action	process_array_0 (index)		A0				


Value Table 1	Match	bitmap[1] == 1	→					Register Array 1
	Action	process_array_1 (index)		A1				

Value Table 2	Match	bitmap[2] == 1	→					Register Array 2
	Action	process_array_2 (index)		A2				


Combine outputs from multiple arrays



Combine outputs from multiple arrays



Combine outputs from multiple arrays




Key-value caching in network ASIC at line rate


- ❑ How to identify application-level packet fields ?
- ❑ How to store and serve variable-length data ?
- ➔ ❑ How to efficiently keep the cache up-to-date ?

Cache insertion and eviction

- ❑ Challenge: cache the hottest $O(N \log N)$ items with **limited insertion rate**
- ❑ Goal: react quickly and effectively to workload changes with **minimal updates**



Query statistics in the data plane



- ❑ Cached key: per-key counter array
- ❑ Uncached key
 - Count-Min sketch: report new hot keys
 - Bloom filter: remove duplicated hot key reports

Data plane
programmability

for

Performance
Monitoring
Applications offloading

Platforms

for

Data plane
programmability

Correctness
Management


"Data-plane" programmability goes beyond
switch programmability (or P4 for that matter)

Offloading...


... to FPGA-based SmartNICs

host networking


congestion control



[NSDI'18]



[HotNets'17]




NetFPGA SUME board

Host-based programmability + SmartNICs + programmable switches = fully programmable platforms

Big question is

How to combine them best?



IEEE International Conference on High Performance Switching and Routing, 2018

Data plane
programmability

for

Performance
Monitoring
Applications offloading

Platforms


for

Data plane
programmability

Correctness

Management

So you've a programmable networks... How do you make sure that it works as it should?!



p4v: Practical Verification for Programmable Data Planes*

Jed Liu, William Hallahan, Cole Schlesinger, Milad Sharif, Jeongkeun Lee
Barefoot Networks, Barefoot Networks, Barefoot Networks, Barefoot Networks, Barefoot Networks
Ithaca, NY, USA, New Haven, CT, USA, Santa Clara, CA, USA, Santa Clara, CA, USA, Santa Clara, CA, USA

Robert Soulé, Han Wang, Călin Cașcaval, Nick McKeown, Nate Foster
University of Lugano, Barefoot Networks, Barefoot Networks, Stanford University, Cornell University
Lugano, Switzerland, Santa Clara, CA, USA, Santa Clara, CA, USA, Stanford, CA, USA, Ithaca, NY, USA

ABSTRACT
We present the design and implementation of p4v, a practical tool for verifying data planes described using the P4 programming language. The design of p4v is based on classic verification techniques but adds several key innovations including a novel mechanism for incorporating assumptions about the control plane and domain-specific optimizations which are needed to scale to large programs. We present case studies showing that p4v verifies important properties and finds bugs in real-world programs. We conduct experiments to quantify the scalability of p4v on a wide range of additional examples. We show that with just a few hundred lines of control-plane annotations, p4v is able to verify critical safety properties for switch.p4, a program that implements the functionality of on a modern data center switch, in under three minutes.

CCS CONCEPTS
• Networks → Programming interfaces; • Software and its engineering → Software verification;

KEYWORDS
Programmable data planes, P4, verification.

ACM Reference Format:
Jed Liu, William Hallahan, Cole Schlesinger, Milad Sharif, Jeongkeun Lee, Robert Soulé, Han Wang, Călin Cașcaval, Nick McKeown, and Nate Foster. 2018. p4v: Practical Verification for Programmable Data Planes. In *SIGCOMM '18: SIGCOMM 2018, August 20–25, 2018, Budapest, Hungary*. ACM, New York, NY, USA, 14 pages. <https://doi.org/10.1145/3230543.3230582>

*This version fixes small typographic errors in the official published version.

SIGCOMM '18, August 20–25, 2018, Budapest, Hungary
© 2018 Copyright held by the owner/author(s). Publication rights licensed to ACM.
This is the author's version of the work. It is posted here for your personal use. Not for redistribution. The definitive Version of Record was published in *SIGCOMM '18: SIGCOMM 2018, August 20–25, 2018, Budapest, Hungary*, <https://doi.org/10.1145/3230543.3230582>.

[SIGCOMM'18]



Debugging P4 programs with Vera
Radu Stoescu, Dragos Dumitrescu, Matei Popovici, Lorina Negreanu, Costin Raiciu
University Politehnica of Bucharest
firstname.lastname@cs.pub.ro

ABSTRACT
We present Vera, a tool that verifies P4 programs using symbolic execution. Vera automatically uncovers a number of common bugs including parsing/deparsing errors, invalid memory accesses, loops and tunneling errors, among others. Vera can also be used to verify user-specified properties in a novel language we call NetCTL.

To enable scalable, exhaustive verification of P4 program snapshots, Vera automatically generates all valid header layouts and uses a novel data-structure for match-action processing optimized for verification. These techniques allow Vera to scale very well: it only takes between 5s-15s to track the execution of a purely symbolic packet in the latest P4 program currently available (kELIC).

model updates in milliseconds. Vera can update concrete dataplanes at once by all to insert symbolic table entries; the highlights possible control plane errors.

We have used Vera to analyze many of the P4 tutorials, P4 programs in the the switch code from <https://p4.org/>, bugs in each of them in seconds/minutes.

CCS CONCEPTS
• General and reference → Verification
• Network reliability: Programmability

1 INTRODUCTION
Programmable network dataplanes by P4 [2] promise to help networks application demands. On the downsi

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyright for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permission from permissions@acm.org.

© 2018 Association for Computing Machinery
ACM ISBN 978-1-4503-5264-1/18/08...\$15.00
<https://doi.org/10.1145/3230543.3230548>

to network functionality can introduce bugs that may cause great damage. Recently, faulty routers in two airline networks have grounded airplanes for days (for both Delta and Southwest Airlines), showing just how disruptive the effects of incorrect network behavior can be. Given the momentum behind programmable networks, we expect such faults and many others will cripple programmable networks.

In this paper, we argue that dataplane programs should be verified before deployment to enable safe operation. We present Vera, a verification tool that enables debugging of P4 programs both before deployment and at runtime. At its core, Vera translates P4 to SEFL, a network language designed for verification, and relies on symbolic execution with Symmet

Verification of P4 Programs in Feasible Time using Assertions
Miguel Neves, Lucas Freire, Alberto Schaeffer-Filho, Marinho Barcellos
Institute of Informatics
UFRGS

ABSTRACT
Recent trends in software-defined networking have extended network programmability to the data plane. Unfortunately, the chance of introducing bugs increases significantly. Verification can help prevent bugs by assuring that the program does not violate its requirements. Although research on the verification of P4 programs is very active, we still need tools to make easier for programmers to express properties and to rapidly verify complex invariants. In this paper, we leverage assertions and symbolic execution to propose a more general P4 verification approach. Developers annotate P4 programs with assertions expressing general network correctness properties; the result is transformed into C models and all possible paths symbolically executed. We implement a prototype, and use it to show the feasibility of the verification approach. Because symbolic execution does not scale well, we investigate a set of techniques to speed up the process for the specific case of P4 programs. We use the prototype implemented to show the gains provided by three speed up techniques (use of constraints, program slicing, parallelization), and experiment with different compiler optimization choices. We show our tool can uncover a broad range of bugs, and can do it in less than a minute considering various P4 applications.

CCS CONCEPTS
• Networks → Programmable networks; • Software and its engineering → Software verification and validation;

KEYWORDS
P4; Verification; Programmable Data Planes

ACM Reference Format:
Miguel Neves, Lucas Freire, Alberto Schaeffer-Filho, Marinho Barcellos. 2018. Verification of P4 Programs in Feasible Time using Assertions. In *The 18th International Conference on Emerging Networking Experiments and Technologies (CoNEXT '18), December 4–7, 2018, Heraklion, Greece*. ACM, New York, NY, USA, 13 pages. <https://doi.org/10.1145/3281411.3281421>

1 INTRODUCTION
Data plane programmability allows operators to quickly deploy new protocols and develop network services. Through programming languages such as P4 [2], it is possible to specify a few instructions

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyright for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permission from permissions@acm.org.

© 2018 Association for Computing Machinery
ACM ISBN 978-1-4503-5264-1/18/08...\$15.00
<https://doi.org/10.1145/3281411.3281421>

which packet headers should be manipulated, and how, by different forwarding devices in the infrastructure. Despite the flexibility, this paradigm also increases the chance of introducing bugs into the network due to incorrect implementations.

Testing/debugging, verification and enforcement are complementary approaches that can help solve this problem. During development, data plane programs can be debugged and tested, providing a wide range of inputs and checking if the corresponding outputs match the expected behavior. Verification, on its turn, can be used on programs to find bugs that would violate any of the properties stated by their requirements, including bugs that are hard to reproduce in testing. Lastly, with enforcement, the data plane can be monitored during execution to trap and block actions that would result in property violations.

In this paper, we focus on verification: we propose an approach to model and check (at compile time) general security and correctness properties of P4 programs, and implement it in a tool that provides network verification in feasible time. Several approaches have been developed to check if a given fixed-function (non-P4) data plane satisfies a set of intended properties [8, 25, 29, 32]. Moreover, verifying P4-programmed data planes is an active area of research, with recent papers proposing verification techniques based on SMT solving [24, 27] and custom symbolic execution [33]. In contrast, this work shows how to efficiently verify P4 programs leveraging a popular, off-the-shelf symbolic execution engine [4].

We propose an expressive assertion language (highly influenced by P4) that enables programmers to specify their intended properties by annotating their P4 code. Once annotated, a program is symbolically executed, with assertions being checked while all its paths are traversed. Given that the time taken to perform the symbolic execution grows exponentially with the program complexity, we show how a variety of speed up techniques can be employed to reduce the verification time and number of executed instructions. These techniques consist of using annotations in code to constrain the paths to be traversed according to properties and/or protocols of interest, program slicing to reduce the complexity of the model under verification, and parallelization of symbolic execution. Besides, we experiment with code optimization features offered by current compilers.

To evaluate our approach, we built a prototype using KLEE [4] and the P4 Reference Compiler [20] for the current language version, P4.14. We applied it to four real P4 applications collected from the literature: Switch [21], NetPass [5], Dapper [11], and DCp4 [31]. Our results show that the proposed verification process can uncover a broad range of bugs either in the data plane program itself or in its control plane configuration. A detailed performance analysis also shows that, although the verification time grows exponentially with

[24, 33] were independently developed at the same time as this work.

[SIGCOMM'18]

[CoNEXT'18]

So you've a programmable networks... How do you make sure that it works as it should?!

p4v.pdf (page 1 of 14)

p4v: Practical Verification for Programmable Data Planes*

Jed Liu
Barefoot Networks
Ithaca, NY, USA

William Hallahan
Yale University
New Haven, CT, USA

Cole Schlesinger
Barefoot Networks
Santa Clara, CA, USA

Milad Sharif
Barefoot Networks
Santa Clara, CA, USA

Jeongkeun Lee
Barefoot Networks
Santa Clara, CA, USA

Robert Soulé
University of Lugano
Lugano, Switzerland

Han Wang
Barefoot Networks
Santa Clara, CA, USA

Călin Cașcaval
Barefoot Networks
Santa Clara, CA, USA

Nick McKeown
Stanford University
Stanford, CA, USA

Nate Foster
Cornell University
Ithaca, NY, USA

ABSTRACT

We present the design and implementation of p4v, a practical tool for verifying data planes described using the P4 programming language. The design of p4v is based on classic verification techniques but adds several key innovations including a novel mechanism for incorporating assumptions about the control plane and domain-specific optimizations which are needed to scale to large programs. We present case studies showing that p4v verifies important properties and finds bugs in real-world programs. We conduct experiments to quantify the scalability of p4v on a wide range of additional examples. We show that with just a few hundred lines of control-plane annotations, p4v is able to verify critical safety properties for swi tch.p4, a program that implements the functionality of on a modern data center switch, in under three minutes.

CCS CONCEPTS

• Networks → Programming interfaces; • Software and its engineering → Software verification;

KEYWORDS

Programmable data planes, P4, verification.

ACM Reference Format:

Jed Liu, William Hallahan, Cole Schlesinger, Milad Sharif, Jeongkeun Lee, Robert Soulé, Han Wang, Călin Cașcaval, Nick McKeown, and Nate Foster. 2018. p4v: Practical Verification for Programmable Data Planes. In SIGCOMM '18: SIGCOMM 2018, August 20–25, 2018, Budapest, Hungary. ACM, New York, NY, USA, 14 pages. <https://doi.org/10.1145/3230543.3230582>

*This version fixes small typographic errors in the official published version.

SIGCOMM '18, August 20–25, 2018, Budapest, Hungary
© 2018 Copyright held by the owner/author(s). Publication rights licensed to ACM.
This is the author's version of the work. It is posted here for your personal use. Not for redistribution. The definitive Version of Record was published in SIGCOMM '18: SIGCOMM 2018, August 20–25, 2018, Budapest, Hungary, <https://doi.org/10.1145/3230543.3230582>.

[SIGCOMM'18]

vera.pdf (page 1 of 15)

Debugging P4 programs with Vera

Radu Stoescu, Dragos Dumitrescu, Matei Popovici, Lorina Negreanu, Costin Raiciu
University Politehnica of Bucharest
firstname.lastname@cs.pub.ro

ABSTRACT

We present Vera, a tool that verifies P4 programs using symbolic execution. Vera automatically uncovers a number of common bugs including parsing/deparsing errors, invalid memory accesses, loops and tunneling errors, among others. Vera can also be used to verify user-specified properties in a novel language we call NetCTL.

To enable scalable, exhaustive verification of P4 program snapshots, Vera automatically generates all valid header layouts and uses a novel data-structure for match-action processing optimized for verification. These techniques allow Vera to scale very well: it only takes between 5s-15s to track the execution of a purely symbolic packet in the latest P4 program currently available (sKLOC), and to generate the model updates in milliseconds. Vera can verify concrete dataplanes at once by all to insert symbolic table entries; the highlights possible control plane errors.

We have used Vera to analyze many the P4 tutorials, P4 programs in the switch code from <https://p4.org>, bugs in each of them in seconds/minutes.

CCS CONCEPTS

• General and reference → Verify Network reliability; Programmability

1 INTRODUCTION

Programmable network dataplanes by P4 [2] promise to help networks application demands. On the downsi

Permission to make digital or hard copies of personal or classroom use is granted without fee provided that the notice and the full citation on the first page are preserved. This permission is given without charge.

Permission to make digital or hard copies of personal or classroom use is granted without fee provided that the notice and the full citation on the first page are preserved. This permission is given without charge.

© 2018 Copyright held by the owner/author(s). ACM ISBN 978-1-4503-567-4/18/08...\$15.00
<https://doi.org/10.1145/3230543.3230582>

to network functionality can introduce bugs that may cause great damage. Recently, faulty routers in two airline networks have grounded airplanes for days (for both Delta and Southwest Airlines), showing just how disruptive the effects of incorrect network behavior can be. Given the momentum behind programmable networks, we expect such faults and many others will cripple programmable networks.

In this paper, we argue that dataplane programs should be verified before deployment to enable safe operation. We present Vera, a verification tool that enables debugging of P4 programs both before deployment and at runtime. At its core, Vera translates P4 to SEFL, a network language designed for verification, and relies on symbolic execution with Symex

ABSTRACT

Recent trends in software-defined networking have extended network programmability to the data plane. Unfortunately, the chance of introducing bugs increases significantly. Verification can help prevent bugs by ensuring that the program does not violate its requirements. Although research on the verification of P4 programs is very active, we still need tools to make easier for programmers to express properties and to rapidly verify complex invariants. In this paper, we leverage assertions and symbolic execution to propose a more general P4 verification approach. Developers annotate P4 programs with assertions expressing general network correctness properties; the result is transformed into C models and all possible paths symbolically executed. We implement a prototype, and use it to show the feasibility of the verification approach. Because symbolic execution does not scale well, we investigate a set of techniques to speed up the process for the specific case of P4 programs. We use the prototype implemented to show the gains provided by three speed up techniques (use of constraints, program slicing, parallelization), and experiment with different compiler optimization choices. We show our tool can uncover a broad range of bugs, and can do it in less than a minute considering various P4 applications.

CCS CONCEPTS

• Networks → Programmable networks; • Software and its engineering → Software verification and validation;

KEYWORDS

P4; Verification; Programmable Data Planes

ACM Reference Format:

Miguel Neves, Lucas Freire, Alberto Schaeffer-Filho, Marinho Barcellos. 2018. Verification of P4 Programs in Feasible Time using Assertions. In The 16th International Conference on Emerging Networking Experiments and Technologies (CoNEXT '18), December 4–7, 2018, Heraklion, Greece. ACM, New York, NY, USA, 10 pages. <https://doi.org/10.1145/3201411.3201421>

1 INTRODUCTION

Data plane programmability allows operators to quickly deploy new protocols and develop network services. Through programming languages such as P4 [2], it is possible to specify a few instructions

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that the notice and the full citation on the first page are preserved. This permission is given without charge.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that the notice and the full citation on the first page are preserved. This permission is given without charge.

© 2018 Copyright held by the owner/author(s). ACM ISBN 978-1-4503-567-4/18/08...\$15.00
<https://doi.org/10.1145/3201411.3201421>

which packet headers should be manipulated, and how, by different forwarding devices in the infrastructure. Despite the flexibility, this paradigm also increases the chance of introducing bugs into the network due to incorrect implementations.

Testing, debugging, verification and enforcement are complementary approaches that can help solve this problem. During development, data plane programs can be debugged and tested, providing a wide range of inputs and checking if the corresponding outputs match the expected behavior. Verification, on its turn, can be used on programs to find bugs that would violate any of the properties stated by their requirements, including bugs that are hard to reproduce in testing. Lastly, with enforcement, the data plane can be monitored during execution to trap and block actions that would result in property violations.

In this paper, we focus on verification: we propose an approach to model and check (at compile time) general security and correctness properties of P4 programs, and implement it in a tool that provides network verification in feasible time. Several approaches have been developed to check if a given fixed-function (non-P4) data plane satisfies a set of intended properties [8, 25, 29, 32]. Moreover, verifying P4-programmed data planes is an active area of research, with recent projects proposing verification techniques based on SMT solving [24, 27] and custom symbolic execution [31]. In contrast, this work shows how to efficiently verify P4 programs leveraging a popular, off-the-shelf symbolic execution engine [4].

We propose an expressive assertion language (highly influenced by P4) that enables programmers to specify their intended properties by annotating their P4 code. Once annotated, a program is symbolically executed, with assertions being checked while all its paths are traversed. Given that the time taken to perform the symbolic execution grows exponentially with the program complexity, we show how a variety of speed up techniques can be employed to reduce the verification time and number of executed instructions. These techniques consist of using annotations in code to constrain the paths to be traversed according to properties and/or protocols of interest, program slicing to reduce the complexity of the model under verification, and parallelization of symbolic execution. Besides, we experiment with code optimization features offered by current compilers.

To evaluate our approach, we built a prototype using KLEE [4] and the P4 Reference Compiler [20] for the current language version, P4v. We applied it to four real P4 applications collected from the literature: Switch [21], NetPass [5], Duplex [11], and DCp4 [13]. Our results show that the proposed verification process can uncover a broad range of bugs either in the data plane program itself or in its control plane configuration. A detailed performance analysis also shows that, although the verification time grows exponentially with

[24, 31] were independently developed at the same time as this work.

[SIGCOMM'18]

[CoNEXT'18]

P4 by example

- P4 is a low-level language → many gotchas
- Let's explore by example!
 - IPv6 router w/ access control list (ACL)

```
control ingress { apply(acl); }  
  
table acl {  
  reads { ipv6.dstAddr: lpm; }  
  actions { allow; deny; }  
}  
  
action allow() {  
  modify_field(std_meta.egress_spec, 1);  
}  
  
action deny() { drop(); }
```

What could *possibly* go wrong?

What if we didn't receive an IPv6 packet?

ipv6 header will be **invalid**

What goes wrong

Table reads arbitrary values

→ Intended ACL policy violated

Can read values from a previous packet

→ Side channel vulnerability!

Real programs are complicated:
hard to keep validity in your head

```
control ingress { apply(acl); }  
  
table acl {  
  reads { ipv6.dstAddr: lpm; }  
  actions { allow; deny; }  
}  
  
action allow() {  
  modify_field(std_meta.egress_spec, 1);  
}  
  
action deny() { drop(); }
```

Property #1: header validity

What if acl table misses (no rule matches)?

Forwarding decision is unspecified

What goes wrong

Forwarding behaviour depends on hardware

- May not do what you expect!
- Code not portable

```
control ingress { apply(acl); }

table acl {
  reads { ipv6.dstAddr: lpm; }
  actions { allow; deny; }
}

action allow() {
  modify_field(std_meta.egress_spec, 1);
}

action deny() { drop(); }
```

Property #2: unambiguous forwarding

Types of properties

General safety

- **Header validity**
- Arithmetic-overflow checking
- Index bounds checking (header stacks, registers, meters, ...)


Architectural

- **Unambiguous forwarding**
- **Reparseability**
- **Mutual exclusion of headers**
- Correct metadata usage (e.g., read-only metadata)

Program-specific

- Custom assertions in P4 program — e.g., IPv4 ttl correctly decremented

Challenge #1: imprecise semantics



- P4 language spec doesn't give precise semantics
- Defined semantics by translation to GCL (a simple imperative language)
- Tested semantics
 - Symbolically executed GCL to generate input-output tests for several programs
 - Ran w/ Barefoot P4 compiler & Tofino simulator

Challenge #2: modelling the control plane

- A P4 program is just half the program
 - Table rules are not statically known
 - Populated by the control plane at run time
- Control planes are carefully programmed
 - Tables rarely take arbitrary actions
- To rule out false positives, need to model behaviour of control plane



```
table acl {
  reads {
    ipv6.dstAddr: lpm;
  }
  actions { allow; deny; }
}
```



```
( @[ Action ] acl <hit> (allow);
  std_meta.egress_spec := 1)


[] ( @[ Action ] acl <hit> (deny);
    std_meta.egress_spec := 511)

[] @[ Action ] acl <miss>
```

Tables translated into *unconstrained* nondeterministic choice

p4v overview

- **Automated** tool for verifying P4 programs
- Considers **all paths**
 - But also practical for **large programs**
- Includes basic safety properties for any program
- **Extensible** framework
 - Verify custom, program-specific properties
 - Assert-style debugging



Data plane
programmability for

Performance
Monitoring
Applications offloading

Platforms for Data plane
Correctness programmability
Management

So you've a *verified* programmable networks...

How do you manage it?!

How do you perform planned maintenance?

now that you've state in your switches...

How do you run multiple applications in your switches?

monitoring, forwarding, load-balancing, etc.

How do you share resources amongst applications?

especially memory and # packet operations

We need an **Operating System** for the data plane


Definition
Wikipedia

An operating system is a system software that manages computer hardware and software resources and provides common services for computer programs.


Do we have that? **Nope.** Not yet at least.

We're working on it...

[SOSR'17]




Swing State is a state management framework with 1 primitive: **moveStates**



Source: Swing State: Consistent Updates for Stateful and Programmable Data Planes
Luo et al., SOSR 2017

Advanced Topics in Communication Networks



Advanced Topics in Communication Networks




Lectures/Exercices

A red stamp with the word "COMPLETED" in a bold, sans-serif font is placed diagonally over the top right corner of the orange box.

~7 weeks

how to program in P4



Group project

≥ 7 weeks

in teams of 3

The group project starts next week

It accounts for 50% of your final grade

The evaluation of your project will depend on your implementation, report, and presentation

The evaluation of your project will depend on your implementation, report, and presentation

implementation

70%

achieves the basic goals

is properly documented

runs + results can be reproduced

The evaluation of your project will depend on your implementation, report, and presentation

implementation

70%

achieves the basic goals

is properly documented

runs + results can be reproduced

You'll have to write

a detailed README (in Markdown)

We'll provide you with a template

The evaluation of your project will depend on your implementation, report, and presentation

implementation

70%

achieves the basic goals

is properly documented

runs + results can be reproduced

report

15%, 10 pages max

describes the main building blocks

evaluates the solution

describes what each group member did

The evaluation of your project will depend on your implementation, report, and presentation

implementation

70%

achieves the basic goals

is properly documented

runs + results can be reproduced

report

15%, 10 pages max

describes the main building blocks

evaluates the solution

describes what each group member did

presentation

15%, 10 min. +questions

summarizes the problem and the solution

contains a *live* demo

involves all group members

The final deadline for the project is

Wed Dec 16 at 23.59pm

This week

Select a proposal from the list (adv-net.ethz.ch)
or send us your own proposal by email

Every week

Meet with the responsible assistant
schedule a recurring slot in [10.15am; noon]

Mon Dec 16
11.59pm

Send us an archive with report, code, slides

Tue Dec 17
1.15pm—

Groups presentation + course/exam debrief
attendance is mandatory

The project has to be done in groups of 3 students
"Matching" process for incomplete groups via Slack

Project grade is shared by each group member
provided that each collaborated (roughly equally)

- Let us know in advance if that's *not* the case
- Briefly describe in the report the contribution of each group member
- Each group member should be involved in the presentation and be able to answer questions

If you want to propose your own project,
send us an email describing it by **Thu Oct 31 11.59am**

Ivanbever@ethz.ch, cedgar@ethz.ch

Quick overview of the proposals



Albert



Thomas



Roland



Alexander



Maria



Edgar

Quick overview of the proposals



Albert



Thomas



Roland



Alexander




Maria



Edgar

Proposal #1

SDNSec: Forwarding Accountability for SDN Data Plane




Current data plane lacks accountability:

- ✗ Enforcing forwarding policies
- ✗ Validating that policies have not been violated
- ✗ Consistency guarantees under reconfiguration

Proposal #1

SDNSec: Forwarding Accountability for SDN Data Plane




With SDNSec:

- ✓ Ingress-switch adds path in header
- ✓ Core-switches extract header, decrypt and forward
- ✓ Controller verifies policy

Proposal #2

Herding the Elephants: Detecting Network-Wide Heavy Hitters with Limited Resources




Separating elephant from mice is key in network management:

- ✗ Sampling is not accurate and results are delayed
- ✗ App-specific sketches limit network visibility

Proposal #2

Herding the Elephants: Detecting Network-Wide Heavy Hitters with Limited Resources




- ✓ Herd provides accuracy network wide
- ✓ Switches allocate resources based on flow type
- ✓ Switches notify controller when local heavy hitter
- ✓ Controller finds global heavy hitters

Extension: Network-Wide Heavy Hitter Detection with Commodity Switches

Proposal #3

Retroactive Packet Sampling for Traffic Receipts



- ✗ Network nodes could cheat in monitoring
- ✗ Performing better for selected samples
- ✓ Delayed disclosure mechanism prevents it
- ✓ Estimates loss-rate and delay from controller

Extension: SQR: In-Network Packet Loss Recovery

Quick overview of the proposals



Albert



Thomas



Roland



Alexander




Maria



Edgar

Blink: Fast Connectivity Recovery Entirely in the Data Plane

NSDI'19



Blink: Fast Connectivity Recovery Entirely in the Data Plane


NSDI'19

Goal: **improving** blink

1. Selecting flows with low RTTs

2. Monitoring backup next-hops continuously to reroute faster


3. Monitoring the throughput to improve accuracy



NetCache: Balancing Key-Value Stores with Fast In-Network Caching

SOSP'17 (for 2 students only)


Traditional way to implement a key value store:




NetCache: Balancing Key-Value Stores with Fast In-Network Caching

SOSP'17 (for 2 students only)

Traditional way to implement a key value store:





NetCache:



NetChain: Scale-Free sub-RTT Coordination

NSDI'18 (for 2 students only)


Traditionally, key-value stores are replicated for *fault-tolerance*




NetChain: Scale-Free sub-RTT Coordination

NSDI'18 (for 2 students only)

Traditionally, key-value stores are replicated for *fault-tolerance*



NetChain



Quick overview of the proposals



Albert



Thomas



Roland



Alexander




Maria




Edgar

NetHide: Secure and Practical Network Topology Obfuscation


*If I receive a packet to X with TTL = i,
I should send it to Y with TTL = j*



pForest: In-Network Inference with Random Forests



iTAP: In-Network Traffic Analysis Prevention Using Software-Defined Networks



Quick overview of the proposals



Albert



Thomas



Roland



Alexander



Maria




Edgar

Proposal #4

Fast String Searching on PISA

P4 is very limited, e.g. it cannot work with strings.

Or can it? It can even handle regular expressions!



Match		Action
state	chars	
0	do	set_state(1)
3	og	accept(4)
1	g*	accept(2)
0	*d	set_state(3)

```
$ grep P4 \  
lecture.txt
```

In the control-plane:

Translate regex
to automaton.

In the data-plane:

Execute automaton
using recirculation.

Evaluation:



Compare to grep
and co.

Proposal #5

SilkRoad: Making Stateful Layer-4 Load Balancing Fast and Cheap Using Switching ASICs

SilkRoad using a P4 switch to replace software load balancers.

It can handle **millions of stateful connections using multi-level caching.**



In the control-plane:

Accept incoming connections.

In the data-plane:

Keep track of existing connections.

Evaluation:

Test performance at large scale.

[SIGCOMM 2017] USC, Yale, Facebook, Barefoot (Miao et. al.)

Proposal #6

A Distributed Algorithm to Calculate Max-Min Fair Rates Without Per-Flow State



s-Perc is a congestion control algorithm that proactively assigns **per-flow sending rates without per-flow state** on devices.

```
Algorithm 4 s-PERC: link  $l$  processing control packets for flow  $f$ .
Differences from n-PERC are highlighted.
1:  $b, x, s$ : vector of bottleneck, allocated rates, bottleneck states in packet (initially,  $\infty, 0, E$ , respectively)
2:  $i$ : vector of ignore bits in packet (initially, 1)
3:  $SumE, NumB$ : sum of limit rates of  $E$  flows, and number of  $B$  flows at link
4:  $MaxE, MaxE'$ : max. allocated rate of flows classified into  $E$  since last round (and in this round, respectively) at link

5: if  $s[l] = E$  then
6:    $s[l] \leftarrow B$ 
7:    $SumE \leftarrow SumE - x$ 
8:    $NumB \leftarrow NumB + 1$ 
9:    $b \leftarrow (c - SumE) / NumB$ 
10: foreach link  $j$ :
11:   if  $i[j] = 0$  then  $p[j] \leftarrow b[j]$  else  $p[j] \leftarrow \infty$ 
12:  $p[l] \leftarrow \infty$ 
13:  $e \leftarrow \min p$ 
14:  $x \leftarrow \min(b, e)$ 
15:  $b[l] \leftarrow b, x[l] \leftarrow x$ 
16: if  $b < MaxE$  then  $i[l] \leftarrow 1$  else  $i[l] \leftarrow 0$ 
17: if flow is leaving then  $NumB \leftarrow NumB - 1$ 
18: else if  $e < b$  then
19:    $s[l] \leftarrow E$ 
20:    $SumE \leftarrow SumE + x$ 
21:    $NumB \leftarrow NumB - 1$ 
22:    $MaxE \leftarrow \max(x, MaxE); MaxE' \leftarrow \max(x, MaxE')$ 


  ▶ Assume flow is not limited, for bottleneck rate calculation
  ▶ Propagated rates
  ▶ Assume the link's own propagated rate is  $\infty$ 
  ▶ Save variables to packet
  ▶ Indicate if rate  $b[l]$  should be ignored
  ▶ Remove flow  $f$ 

```



In the control-plane:
Implement the s-Perc algorithm.

In the data-plane:
Create and parse control messages.



Evaluation:
Compare with TCP and other protocols.

Proposal #7

Millions of Little Minions: Using Packets for Low Latency Network Programming and Visibility

In active networks, **packets carry programs**, which are run by switches.

Instruction
LOAD, PUSH
STORE, POP
CSTORE
CEXEC



In the control-plane:
Compile and start packet programs.

In the data-plane:
Parse packets and execute instructions.

Evaluation:
Test the performance of packet programs.

Quick overview of the proposals



Albert



Thomas



Roland



Alexander




Maria



Edgar

DIBS: Just-in-time congestion mitigation for Data Centers




currently

- DC patterns can cause **congestion**.
- Switches drop packets they cannot buffer.

with DIBS


- * **detours** to neighboring switches.
- * minimizes drops, which speeds up **job completion time**.

Marple: Language-Directed Hardware Design for Network Performance Monitoring



- *The operator writes a query in a domain-specific language called Marple.
- *The query is compiled into a switch program that runs on the network's programmable switches, augmented with new switch hardware primitives that we design in service of Marple.
- *The switches stream results out to collection servers, where the operator can retrieve query results.

007: Democratically Finding the Cause of Packet Drops



Need to detect short-lived & concurrent failures despite noise

*007 scales by uses traceroute to find paths of flows that had packet drops

*007 finds faulty links democratically democracy by letting hosts vote

Implementation with p4 switches.

*detect retransmissions in switches

*issue traceroutes directly from data plane

*combine traceroutes in control plane

Quick overview of the proposals



Albert



Thomas



Roland



Alexander



Maria




Edgar

Hardware-Accelerated Network Control Planes

[HotNets 2018] ETH, (Molero et. al.)

Modern programmable devices can perform small computations on **billions** of small packets per second.


This paper shows how to leverage that to run **control plane** algorithms directly in the **data plane**



Seek and Push: Detecting Large Traffic Aggregates in the Dataplane

[arXiv 2018] CESNET, Cambridge (Kučera et. al.)


They present a data structure called *Elastic Tire* that is able to detect: **heavy hitters**, **traffic shifts** and **superspreaders**.



Seek and Push: Detecting Large Traffic Aggregates in the Dataplane


[arXiv 2018] CESNET, Cambridge (Kučera et. al.)

They present a data structure called *Elastic Tire* that is able to detect: **heavy hitters**, **traffic shifts** and **superspreaders**.



High-level architecture:


1. Matching the flow using a dynamic LPM tree
2. Update Statistics
3. Control logic to update or report



Generic External Memory for Switch Data Planes

[HotNets 2018] CMU, Microsoft, Barefoot Networks (Kim et. al.)


Programmable switches are **flexible** but only have a **limited** on-ship SRAM and TCAMS




Generic External Memory for Switch Data Planes

[HotNets 2018] CMU, Microsoft, Barefoot Networks (Kim et. al.)

Programmable switches are **flexible** but only have a **limited** on-chip SRAM and TCAMS




Leverage **RDMA** to access remote memories at minimal latency and CPU usage




Generic External Memory for Switch Data Planes

[HotNets 2018] CMU, Microsoft, Barefoot Networks (Kim et. al.)


Packet buffer extension



Extending Lookup Tables




Extending State for network monitoring



Advanced Topics in Communication Networks

Programming Network Data Planes



Laurent Vanbever

nsg.ee.ethz.ch

ETH Zürich

Oct 29 2019