
Advanced Topics in Communication Networks Programming Network Data Planes



Laurent Vanbever nsg.ee.ethz.ch

ETH Zürich Oct 22 2019



Last week on

Advanced Topics in Communication Networks



A bloom filter is a streaming algorithm answering specific questions approximately.



A bloom filter is a streaming algorithm

answering specific questions approximately.

Is X in the stream? What is in the stream?^{Invertible Bloom Filter}

A bloom filter is a streaming algorithm **answering specific questions approximately**.

Is X in the stream? What is in the stream?^{Invertible Bloom Filter}

What about other questions?


Is a certain flow in the stream? Bloom Filter

What flows are in the stream? Invertible Bloom Filter, HyperLogLog Sketch, ...

How frequently does an flow appear? Count Sketch, CountMin Sketch, ...

What are the most frequent elements? Count/CountMin + Heap, ...

How many flows belong to a certain subnet? SketchLearn SIGCOMM '18 In the worst case, an algorithm providing **exact frequencies** requires **linear space**.



Probabilistic datastructures can help again!

Bloom Filters

quickly "filter" only those elements that might be in the set Save space by allowing


false positives.

Sketches

provide a approximate frequencies of elemetns in a data stream. Save space by allowing mis-counting.

A **CountMin sketch** uses the same principles as a counting bloom filter, but is **designed** to have **provable L1 error bounds** for frequency queries.


A **CountMin sketch** uses the same principles as a counting bloom filter, but is **designed** to have **provable L1 error bounds** for frequency queries.



The estimation error exceeds $\varepsilon \| \mathbf{x} \|_{1}$ with a probability smaller than δ

A **CountMin sketch** uses the same principles as a counting bloom filter, but is **designed** to have **provable L1 error bounds** for frequency queries.

A **CountMin** Sketch uses multiple arrays and hashes.



29

A **CountMin sketch** uses the same principles as a counting bloom filter, but is **designed** to have **provable L1 error bounds** for frequency queries.

CountMin sketch recipe

Choose $d = \left[\ln \frac{1}{\delta} \right], w = \left[\frac{e}{\varepsilon} \right]$ **Then** $\hat{x}_i - x_i \ge \varepsilon \| \mathbf{x} \|_1$ with a probability less than δ

A **CountMin sketch** uses the same principles as a counting bloom filter, but is **designed** to have **provable L1 error bounds** for frequency queries.

→ only one design out of many!

A Count sketch uses the same principles as a counting bloom filter, but is designed to have
provable L2 error bounds for frequency queries.

The Count sketch uses **additional hashing** to give **L2 error bounds**, but requires more **resources**.

CountMin sketch recipe

Choose $d = \left[\ln \frac{1}{\delta} \right], w = \left[\frac{e}{\varepsilon} \right]$

Then $\hat{x}_i - x_i \ge \varepsilon \|\mathbf{x}\|_1$ with a probability less than δ

Count sketch recipe

Choose
$$d = \left[\ln \frac{1}{\delta} \right], w = \left[\frac{e}{\epsilon^2} \right]$$

Then $\hat{x}_i - x_i \ge \varepsilon \|\mathbf{x}\|_2$ with a probability less than δ

Sketches are the new black

...and many more!

OpenSketch

NSDI '13

[source]

Software Defined Traffic Measurement with OpenSketch

Minlan Yu[†] Minlan Yu[†] Lavanya Jose^{*} Rui Miao[†] [†] University of Southern California ^{*} Princeton University

OpenSetch provides a measurement intrary that auto-matically configures the pipeline and allocates resources for different measurement tasks. Our evaluations of real-world apaket traces, our prototype on NetJPGA, and the implementation of *five* measurement tasks on top of OpenStetch, demonstrate that OpenStetch is general, ef-ficient and easily programmable.

Abstract Ward of the second se may need to focus on small flows (e.g., anomaly detec-tion) and thus requiring another way of changing Net-Flow. Instead, we should provide more customized and dynamic measurement data collection defined by the soft-ware written by operators based on the measurement re-quirements; and provide guarantees on the measurement accuracy.

ficient and easily programmable.
As an alternative, many sket/s-based streaming algorithms have been proposed in the theoretical research community [7, 12, 46, 8, 20, 47], which provide efficient measurement support for individual management. Itsks work management involves two important stages; for subscription of their lack of generality: Each of these algorithms are outerployed in practice because of their lack of generality: Each of these algorithms are outerployed in practice because of their lack of generality: Each of these algorithms answers just one question or produces just one question or produces just one statistic (e.g., the unique number of destination), so it algorithm are southered have been many efforts on designing the right APIs for maxement. Since ach function. For example, the Space-Saving based forwarding [33], etc.), lintle thought has gone into subscription of the network with subscription algorithm [3] minitaries a hash the beform and requires customized operations are have been many efforts on designing the right APIs for maxement. Since and requestion algorithm [3] minitaries a hash the beform and requestion algorithm [3] minitaries a hash the beform and requestion algorithm [3] minitaries a hash the beform and requestion algorithm [3] minitaries a hash the beform and requestion algorithm [3] minitaries a hash the beform and requestion algorithm [3] minitaries a hash the provide and requestion algorithm [3] minitaries a hash the beform and requestion algorithm [3] minitaries a hash the sing minitaries a hash the sing a pointer to the inter with minimum-ound tent with mi

UnivMon

SIGCOMM '16

[source]

One Sketch to Rule Them All: Rethinking Network Flow Monitoring with UnivMon

Zaoxing Liu¹, Antonis Manousis⁺, Gregory Vorsanger¹, Vyas Sekar⁺, Vladimir Braverman¹ [†] Johns Hopkins University ⁺ Carnegie Mellon University

1 Introduction

Network management is multi-faceted and encompasses a range of tasks including traffic engineering [11, 32], attack and anomaly detection [49], and forensic analysis [46]. Each

and anomaly detection [49], and forensis analysis [46]. Each such management task requires accurate and innely stati-tics on different application-level metrics of interest; e.g., the flow size distribution [37]. heavy hitters [10], entropy mea-sures [38, 50], or detecting changes in traffic patterns [44]. At a high level, there are two classes of techniques to esti-mate these metrics of interest. The first class of approaches relies on generic flow monitoring, typically with some form of packet sampling (e.g., NetFlow [25]). While generic flow monitoring is good for coarse-grained visibility, prior work has shown that it provides low accuracy for more fine-grained metrics [30, 13, 43]. These well-known limitations of sam-pling motivated an alternative class of techniques based on sterking or stramming algorithms. Here, custom online al-gorithms and data structures are designed for specific met-rics of interest that can yield provable resource-accuracy trade-

ABSTRACT

ABSTRACT Network management requires accurate estimates of mérics for many applications including traffic engineering (e.g., ing the statistical estimates) and the statistical estimates of the statistical paragement of the statistical estimates of the statistical estimates of the paragement of the statistical estimates of the statistical estimates of the paragement of the statistical estimates of the statistical estimates of the paragement of the statistical estimates of the statistical estimates of the paragement of the statistical estimates of the statistical estimates of the paragement of the statistical estimates of th lutions across a range of monitoring tasks.

CCS Concepts

 $\bullet Networks \rightarrow Network \ monitoring; \ Network \ measurement:$

Keywords Flow Monitoring, Sketching, Streaming Algorithms From Monitoring, Stetching, Streaming Augoritamis Permission to make fightal or hard coips of all or part of this work for personal or classroom use in granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies hear this notice and the full citation on the first page. Copyrights for components of this work owned by others that ACM must be bonced. Abstracting with crudit is pre-mitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires projectic permission andler a face. Rangeet permission from

permissions of acm.org. SIGCOMM '16, August 22–26, 2016, Florianopolis, Brazil © 2016 ACM. ISBN 978-1-4503-4193-6/1608...\$15.00 lldx doi org/10 1145/2934872 2934906

skerching or streaming algorithms. Here, custom online al-porithms and data structures are designed for specific met-rics of interest that can yield provable resource-accuracy trade-offs (e.g., 117, 12, 02, 13, 05, 38, 43). While the body of work in data streaming and sketching has made significant contributions, we argue that this trajec-tory of crafting special-purpose algorithms is untenable in semial significant contributions, we argue that this trajec-tory of crafting special-purpose algorithms is untenable in semials significant investment in algorithm design and hard-ware support for new metrics of interest. While recent toosh like OpenSchetch (71) and SCREMA [14] provide therasies to reduce the implementation effort and offer efficient resource laboration, they do not address the fundamental need to de-sign and operate new custom sketches for each task. Fur-hermore, at any given point in time the data plane resources have to be committed (a priori) to a specific set of metrics to monitor and will have fundamental blind spots for other metrics that are not currently being tracked. Medly induces the same time provides the required *fidelity* for estimating these metrics. Achieving generality and high fidelity simulancously has been an elusive goal both in the-ory [33] (Question 24) as well as in practice [45]. In this paper, we present the UnivMon (hot for Univer-

(b) (5) (Question 24) as well as in practice [5]. In this paper, we present the UnivMon (short for Univer-sal Monitoring) framework that can simultaneously achieve both generality and high fidelity across a broad spectrum of monitoring tasks [31, 36, 38, 51]. UnivMon builds on and

SketchLearn

SIGCOMM '18

[source]

SketchLearn: Relieving User Burdens in Approximate **Measurement with Automated Statistical Inference**

Qun Huang[†], Patrick P. C. Lee[‡], and Yungang Bao[†]

[†]State Key Lab of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences [‡]Department of Computer Science and Engineering, The Chinese University of Hong Kong

ABSTRACT Network measurement is challenged to fulfill stringert re-source requirements in the face of massive network traffic. While approximate measurement can trade accuracy. A how the her particulation of the face of the string of the s Such user burdens are caused by how existing approximate measurement approaches inherently deal with resource con-flicts when tracking massive network traffic with limited resources. In particular, they tightly couple resource config-urations with accuracy parameters, so as to provision suffi-cient resources to bound the measurement terrors. We design SketchLaern, a novel sketch-based measurement framework that resolves resource conflicts by Lenning their statistical properties to eliminate conflicting traffic components. We prototype SketchLaern on QenetVswich and P4, and our testbed experiments and stress-test simulation show that SketchLaern accurately and numerically monitors varian testore experiments and stress test simulation show that SketchLearn accurately and automatically monitors various traffic statistics and effectively supports network-wide mea-surement with limited resources.

CCS CONCEPTS Networks → Network measurement;

permissions from permissions@acm.org. SIGCOMM '18, August 20-25, 2018, Budapest, Hungary © 2018 Association for Computing Machinery. ACM ISBN 978-1-4503-5567-4/18/08...\$15.00 bitmc/Advie.org/10.1145/279/AS4 3220/559

KEYWORDS

Sketch; Network measurement

ACM Reference Format: Qun Huang, Patrick P. C. Lee, and Yungang Bao. 2018. SketchLearn: Relieving User Burdens in Approximate Measurement with Au-tomated Statistical Inference. In SIGCOMM '18-ACM SIGCOMM

and sketch-based approaches [18, 33, 40, 42, 58], which we collectively refer to as approximate measurement approaches. Their idea is to construct compact sub-linear data structures to record traffic statistics, backed by theoretical guarantees on how to achieve accurate measurement while limited re-sources. Approximate measurement has formed building blocks in may state-of-the-sut network-wide measurement systems (e.g., [32, 48, 55, 60, 62, 67]), and is also adopted in production data centers [31, 64]. Although theoretically sound, existing approximate mea-surement approaches are inconversient for use. In such ap-proaches, massive network traffic competes for the limited resources, thereby introducing measurement Torms due to *resource conflicts* (e.g., multiple flows are mapped to the same counter in sketh-based measurement). To miligate errors, a asion to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear thin notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, ho poot on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request resource conflicts (e.g., multiple lows are mapped to the same counter in sketch-based measurement). To miligate errors, sufficient resources must be provisioned in approximate mea-surement based on its theoretical guarantees. Thus, there exists a tight binding between resource configurations and accuracy parameters. Such tight binding leads to several prac-tical limitations (es §2.2 for details): (i) administrators need

1 INTRODUCTION Network measurement is indispensable to modern network management in clouds and data centers. Administrators mea-ure a variety of traffic statistics, such as per-dlow frequency, to infer the key behaviors or any unexpected patterns in op-erational networks. They use the measured traffic statistics to form the basis of management operations such as traffic regimeering performance diagons, and intrusis taisatist to form the basis of management operations such as traffic engineering performance diagons, and intrusing on perven-tion. Uncertainty, meaning traffic natistics is more trained by the such as the such as traffic operating one-flow work dealwavement. Everyoffer neuroscience mediage needflow

in the face of massive network traffic and large-scale net-work deployment. Error-free measurement requires per-flow tracking [15], yet today's data center networks can have thousands of concurrent flows in a very small period from 50ms [2] down to even 5ms [56]. This would require tremo-baus resources for performing per-flow tracking. In view of the resource constraints, many approaches in the literature leverage approximation techniques to track be-tween resource usage and measurement accuracy. Examples include sampling [9, 37, 64], top-6 conting [5, 43, 44, 64], and stetch-based approaches [18, 33, 40, 42, 5], which we collectively refer to a a commonime renormer measuremeters.

Today we'll talk about: important questions,

how 'sketches' answer them,

limitations of 'sketches',

and my master thesis :)

Sketches **compute statistical summaries**, favoring elements with **high frequency**.

Let $\varepsilon = 0.01$, $||\mathbf{x}||_1 = 10000$ ($\Rightarrow \varepsilon \cdot ||\mathbf{x}||_1 = 100$)

Assume two flows x_a , x_b ,


with $||x_a||_1 = 1000$, $||x_b||_1 = 50$

Error relative to **stream size**: 1% **flow size**: x_a: 10%, x_b: 200% Other Problems a Sketch can't handle

causality

patterns

rare things



This week on

Advanced Topics in Communication Networks

P4 hardware target

How do we build a *fast* reprogrammable switch?


P4-based applications

What cool things can we do with it?

P4 hardware target

P4-based applications

How do we build a *fast* reprogrammable switch?




Source: Programmable Data Planes at Terabit Speeds, Vladimir Gurevich, 2017

How can we allow network programmability in the field, at reasonable cost, and without sacrificing speed

supporting Tbps of backplane throughput

Let's look at a concrete design: Reconfigurable Match Tables (RMT)



trol plane and the forwarding plane based on the approach known as "Match-Action". Roughly, a subset of packet bytes

Categories and Subject Descriptors

[SIGCOMM'13]

Let's look at a concrete design: Reconfigurable Match Tables (RMT)

Forwarding Metamorphosis: Fast Programmable Match-Action Processing in Hardware for SDN

Pat Bosshart, Glen Gibb, Hun-Seok Kim, George Varghese, Nick McKeown, Martin Izzard, Fernando Mujica, Mark Horowitz

Texas Instruments, Stanford University, Microsoft


Source: Presentation slides from SIGCOMM'2013 (also available online) 1

The paper argues that flexibility does not come at the price of performance or cost


Outline

- Conventional switch chips are inflexible
- SDN demands flexibility...sounds expensive...
- How do we do it: The RMT switch model
- Flexibility costs less than 15%


Let's look first at a fixed-function switch composed of a (de-)parser and a sequence of processing stages




In such a switch, each stage is particularized to its usage




This specificity makes it impossible to... trade memory size for another



This specificity makes it impossible to... add a new table



This specificity makes it impossible to... support new headers or new actions



What if you need flexibility?

- Flexibility to:
 - Trade one memory size for another
 - Add a new table
 - Add a new header field
 - Add a different action
- SDN accentuates the need for flexibility
 - Gives programmatic control to control plane, expects to be able to use flexibility

What does SDN want?

- Multiple stages of match-action
 - Flexible allocation
- Flexible actions
- Flexible header fields
- No coincidence OpenFlow built this way...

Alternative ways to enable flexibility don't compare in terms of cost-performance ratio

What about Alternatives? Aren't there other ways to get flexibility?

- Software? 100x too slow, expensive
- NPUs? 10x too slow, expensive
- FPGAs? 10x too slow, expensive

What We Set Out To Learn

- How do I design a flexible switch chip?
- What does the flexibility cost?

Unsurprisingly...

building flexible switching chipset is challenging

What's Hard about a Flexible Switch Chip?

- Big chip
- High frequency
- Wiring intensive
- Many crossbars
- Lots of TCAM
- Interaction between physical design and architecture
- Good news? No need to read 7000 IETF RFC's!

Enter...

Reconfigurable Match Tables (RMT)

Outline


- Conventional switch chip are inflexible
- SDN demands flexibility...sounds expensive...
- How do we do it: The RMT switch model
- Flexibility costs less than 15%

What kind of switch architecture could support flexibility and yet run at Terabits per second?

Throughput 1 Tbps aggregate Packet size 1000 bits average 10 *#* operations per packet (avg.) 10 billion op./second Requirements


If our switch has a single processor, this would require us to run it at 10 Ghz...

not feasible




Let's parallelize things with a packet-parallel architecture


What about we duplicate the processing units? Each of which clocked at 1 Ghz



One issue though is to scale the memory-to-CPU bandwidth




We could replicate the memory of course... but that comes at a huge costs in die area




What if we organize the processing as a pipeline instead?


Pipelined architectures organize processing through a sequence of processing units and local memory



For flexibility, each processing unit/memory can be made generic




Each CPU can process distinct packets, with up to 10 packets going through the pipeline simultaneously




Performance vs Flexibility


- Multiprocessor: memory bottleneck
- Change to pipeline
- Fixed function chips specialize processors
- Flexible switch needs general purpose CPUs




How We Did It

- Memory to CPU bottleneck
- Replicate CPUs
- More stages for finer granularity
- Higher CPU cost ok







The runtime behavior of the parser & the match stages is defined through the RMT abstract model



The parse graph contains nodes which corresponds to a header field and identifies the next field that follows




The table graph contains nodes, each of which represents a match table



How do we implement in hardware a programmable parser and a logical pipeline?

How do we implement in hardware a programmable parser and a logical pipeline?



packets. A 10 Gb/s Ethernet link can deliver a new packet every 70 ns; a state-of-the-art Ethernet switch

ASIC with $64 \times 40 \,\text{Gb/s}$ ports must process a new

nacket every 270 ps

Parsing; Design principles; Reconfigurable parsers

1. INTRODUCTION


Despite their variety *every* network device examines fields

[ANCS'13]


Parsing is the (complex) process of identifying and extracting the appropriate fields in a packet header

Throughput	Parser must run at line-rate parse 1 packet every 70 ns on a 10 Gbps link
Dependency	Parsing involves sequential processing as headers typically point to the next one
Incompleteness	Some headers do not even identify the subsequent header
Heterogeneity	Many header formats exist that can appear in various orders/locations

Parse graphs are directed acyclic graphs encoding header types and their sequence




A parser can be divided into two separate blocks: header identification and field extraction




In a programmable parser, the two modules rely on runtime information instead of hard-coded logic

stored in memory, e.g. in RAM and/or TCAM




Linked together, a SRAM and TCAM can encode the transition table attached to a parsing graph




How do we implement in hardware a programmable parser and a logical pipeline?


A compiler translates a given RMT logical pipeline (specified in P4) into a physical one




Each physical stage contains dedicated SRAM, for exact matches, and TCAM, for ternary matches




The compiler maps each individual logical stage to one or more physical stage.




Small tables can share a stage (up to 16 per stage), while large tables can span multiple ones




The RMT pipeline relies on many Arithmetic Logic Units (ALU) to perform actions on the result of a match



Each ALU modifies only one word of a header (a header is composed of *many* words)



Each stage of the RMT pipeline contains one ALU per word of the header vector (that's *a lot* of ALUs)



The RMT pipeline in a few statistics

Our Switch Design

- 64 x 10Gb ports
 - 960M packets/second
 - 1GHz pipeline
- Programmable parser
- 32 Match/action stages

- Huge TCAM: 10x current chips
 - 64K TCAM words x 640b
- SRAM hash tables for exact matches
 - 128K words x 640b
- 224 action processors per stage
- All OpenFlow statistics counters

Building a RMT pipeline is only 15% more expensive than building a fixed-function switching pipeline

Outline

- Conventional switch chip are inflexible
- SDN demands flexibility...sounds expensive...
- How do I do it: The RMT switch model
- Flexibility costs less than 15%

The biggest cost is the memory... *not* the processing logic

Cost of Configurability: Comparison with Conventional Switch


- Many functions identical: I/O, data buffer, queueing...
- Make extra functions optional: statistics
- Memory dominates area
 - Compare memory area/bit and bit count
- RMT must use memory bits efficiently to compete on cost
- Techniques for flexibility
 - Match stage unit RAM configurability
 - Ingress/egress resource sharing
 - Table predication allows multiple tables per stage
 - Match memory overhead reduction
 - Match memory multi-word packing

In terms of die area, flexibility is not very expensive at least, not anymore... mainly thanks to Moore's law


Chip Comparison with Fixed Function Switches

	Alea					
	Section	Area % of chip	Extra Cost			
•	IO, buffer, queue, CPU, etc	37%	0.0%			
•	Match memory & logic	54.3%	8.0%			
٠	VLIW action engine	7.4%	5.5%			
	Parser + deparser	1.3%	0.7%			
	Total extra area cost		14.2%			

Serializer/Deserializer (SerDes) usually account for 30% of the area



Memory usually account for ~50% of the die area, leaving us around 20% for the processing logic




As SerDes and memory technologies progress, the relative area dedicated to logic shrinks

Observations With every new generation of network devices, people expect larger speeds and more memory

Consequences relative areas of SerDes/memory stay roughly equivalent logic shrinks

Even with an increased space for logic, the device tends to be relatively the same



The same lesson applies for power


Chip Comparison with Fixed Function Switches

	Area					
	Section	Area % of chip	Extra Cost			
	IO, buffer, queue, CPU, etc	37%	0.0%			
	Match memory & logic	54.3%	8.0%			
-	VLIW action engine	7.4%	5.5%			
	Parser + deparser	1.3%	0.7%			
	Total extra area cost		14.2%			
	Power					
	Section	Power % of chip	Extra Cost			
-	I/O	26.0%	0.0%			
-	Memory leakage	43.7%	4.0%			
	Logic leakage	7.3%	2.5%			
	RAM active	2.7%	0.4%			
•	TCAM active	3.5%	0.0%			
	Logic active	16.8%	5.5%			
-	Total extra power cost		12.4% 31			

Conclusion

- How do we design a flexible chip?
 - The RMT switch model
 - Bring processing close to the memories:
 - pipeline of many stages
 - Bring the processing to the wires:
 - 224 action CPUs per stage
- How much does it cost?
 - 15%
- Lots of the details how we designed this in 28nm CMOS are in the paper

That was just an academic paper Let's look at a real flexible pipeline




A small subset of our lab @ITET with two Tofino 3.2 Tbps, 32x 100 GbE QSFP28

That was just an academic paper Let's look at a real flexible pipeline




Barefoot Tofino 6.5 Tbps backplane

several billion packets per second at line rate




Barefoot Tofino 6.5 Tbps backplane


several billion packets per second at line rate



Tofino relies on Packet Header Vector (PHV) to pass states between stages




Tofino uses a folded pipeline in which the *same* stages are used for both the ingress and the egress pipeline




In terms of structure,


Tofino basically follows the RMT pipeline




The same goes for the design of the programmable parser





Putting everything together





Each match action stage is regularly structured around: crossbars, memory units, and ALUs











What's next? Tofino 2: 12.8 Tbps (7 nm switching ASIC)



https://www.barefootnetworks.com/press-releases/barefoot-networks-unveils-tofino-2-the-next-generation-of-the-worlds-first-fully-p4-programmable-network-switch-asics/

P4 hardware target P4-based applications

What cool things can we do with it? A high-level, non-exhaustive overview of the research surrounding data plane programmability A high-level, non-exhaustive overview of the research surrounding data plane programmability

Data plane for programmability

Performance Monitoring Applications offloading

PlatformsforData planeCorrectnessprogrammabilityManagement

Data plane for programmability

Performance

Monitoring Applications offloading

Platforms Correctness Management for Data plane programmability

A large set of papers on programmable data planes aim at improving performance, esp. load balancing

ୁ conga-sigcomm ସ୍ଥି	4.pdf (page 1 of 12)				
				le Load Balancing Using mable Data Planes	
			g		
CONGA: Distributed Conges	tion-Aware Load Balancing		Deinseten Liniversity	nghoon Kimi, Anirudh Sivaraman, Jennifer Rexford	
for Data		{nkatta, jre		S granewinden grage roll (4)	
IOF Data	centers				
		ABSTRACI			
	rmapurikar, Ramanan Vaidyanathan, Kevin Chu,	Datacenter netwo Spine, Fat-Tree) t			DRILL [SIGCOM
	Francis Matus, Rong Pan, Navindra Yadav,	gies use a large d balancing mecha		DRILL: Micro Load Balancing for	
	ese (Microsoft)	width. The canon path routing (EC		Low-latency Data Center Networks	
Cisco	Systems	tiple paths. Motin Ioad-balancing to These technicars	ç	,	
ABSTRACT	to paths, hash collisions can cause significant imbalance if there are	I nese techniques ory is limited, the tracking state at 0		Ghorbani* Zibin Yang P. Brighten Godfrey University of Illinois at University of Illinois at University of Illinois at	
ADSTRACT We present the design, implementation, and evaluation of CONGA,	a few large flows. More importantly, ECMP uses a purely local de-	gies. Second, be they cannot be m		• ned17-vaniki.pdf (page 2 of 16) · · · · · · · · · · · · · · · · · · ·	ch
a network-based distributed congestion-aware load balancing mech-	cision to split traffic among equal cost paths without knowledge of potential downstream congestion on each path. Thus ECMP fares	This paper pre			
anism for datacenters. CONGA exploits recent trends including the use of regular Clos topologies and overlays for network vir-	potential downstream congestion on each path. Thus ECMP fares poorly with asymmetry caused by link failures that occur frequently	rithm that overo the leaf switches	ABSTRACT		
tualization. It splits TCP flows into flowlets, estimates real-time	and are disruptive in datacenters [17, 34]. For instance, the recent	each HULA switt tion through a ne	The trend towards work functionality		
congestion on fabric paths, and allocates flowlets to paths based	study by Gill <i>et al.</i> [17] shows that failures can reduce delivered traffic by up to 40% despite built-in redundancy.	emerging prograt strate that HUL4	and pushes it to t		
on feedback from remote switches. This enables CONGA to effi- ciently balance load and seamlessly handle asymmetry, without re-	Broadly speaking, the prior work on addressing ECMP's short-	without requiring sively in simulati	main culprit of pac direction: could s		
quiring any TCP modifications. CONGA has been implemented in	comings can be classified as either centralized scheduling (e.g.,	sion to CONGA loud, 3× at 90%	balancing? This p networks which p	Let it Flow: Resilient Asymmetric Load Balancing with Flowlet Switchin	g
custom ASICs as part of a new datacenter fabric. In testbed exper- iments, CONGA has 5× better flow completion times than ECMP	Hedera [2]), local switch mechanisms (e.g., Flare [27]), or host- based transport protocols (e.g., MPTCP [41]). These approaches		evenly as possible packet decisions (Erico Vanini* Rong Pan* Mohammad Alizadeh [†] Parvin Taheri* Tom Edsall	p
iments, CONGA has 5× better flow completion times than ECMP even with a single link failure and achieves 2–8× better through-	all have important drawbacks. Centralized schemes are too slow	CCS Concep	and randomized a the resulting key	*Cisco Systems *Massachusetts Institute of Technology	
put than MPTCP in Incast scenarios. Further, the Price of Anar-	for the traffic volatility in datacenters [28, 8] and local congestion- aware mechanisms are suboptimal and can perform even worse	$\bullet Networks \rightarrow P:$	asymmetry. In sir and realistic work		
chy for CONGA is provably small in Leaf-Spine topologies; hence CONGA is nearly as effective as a centralized scheduler while be-	than ECMP with asymmetry (§2.4). Host-based methods such as		balancers, particu	Abstract better load balancing designs for datacenter network	
ing able to react to congestion in microseconds. Our main thesis	MPTCP are challenging to deploy because network operators often	Keywords	ample, it achieves recent proposals,	Datacenter networks require efficient multi-path load balancing to achieve high bisection bandwidth. Despite	
is that datacenter fabric load balancing is best done in the network,	do not control the end-host stack (e.g., in a public cloud) and even when they do, some high performance applications (such as low	In-Network Load Congestion: Scal	hardware feasibili its area overhead	much progress in recent years towards addressing this	
and requires global schemes such as CONGA to handle asymmetry. Categories and Subject Descriptors: C.2.1 [Computer-Communication	latency storage systems [39, 7]) bypass the kernel and implement		stability and throu	challenge, a load balancing design that is both simple to implement and resilient to network asymmetry has	
Networks]: Network Architecture and Design	their own transport. Further, host-based load balancing adds more complexity to an already complex transport layer burdened by new	Permission to make d classroom use is grant	• Networks Netv	remained elusive. In this paper, we show that flowlet mitching an idea fort proposed more than a deade and chunks of data (called "flowcells"), fall in this catego	iory.
Keywords: Datacenter fabric; Load balancing; Distributed	requirements such as low latency and burst tolerance [4] in data-	for profit or common tion on the first page. ACM must be bonners	KEYWORDS	is a powerful technique for resilient load balancing with that use knowledge of traffic conditions and conges	tion
1. INTRODUCTION	centers. As our experiments with MPTCP show, this can make for brittle performance (§5).	publish, to post on set and/or a fee. Request	Microbursts, Load	asymmetry. Flowlets have a remarkable <i>elasticity</i> prop- erty: their size changes automatically based on traffic else are CONGA [3] and HULA [21], which use fi	
Datacenter networks being deployed by cloud providers as well	Thus from a philosophical standpoint it is worth asking: Can	5058'16, March 14- © 2016 ACM, ISBN	ACM Reference fo Soudeh Ghorbani,	conditions on their path. We use this insight to develop back between the switches to gather path-wise con	ges-
as enterprises must provide large bisection bandwidth to support	load balancing be done in the network without adding to the com-	DOE http://dx.doi.o	and Amin Firoorsh latency Data Center les, CA, USA, Augus	silient to asymmetry. LetFlow simply picks paths at ran- Load balancing schemes that require path conges	tion
an ever increasing array of applications, ranging from financial ser- vices to big-data analytics. They also must provide agility, enabling	plexity of the transport layer? Can such a network-based approach compute globally optimal allocations, and yet be implementable in		les, CA, USA, Augut http://dx.doi.org/10.	ance the traffic on different paths. Our extensive eval- designs either use a centralized fabric controller [2, 8,	.22]
any application to be deployed at any server, in order to realize	a realizable and distributed fashion to allow rapid reaction in mi-			uation with real hardware and packet-level simulations shows that LetFlow is very effective. Despite being much	ivial
operational efficiency and reduce costs. Seminal papers such as	croseconds? Can such a mechanism be deployed today using stan- dard encapsulation formats? We seek to answer these questions		"Work done while the	simpler, it performs significantly better than other traffic 30], to implement end-to-end or hop-by-hop feedb	ack.
VL2 [18] and Portland [1] showed how to achieve this with Clos topologies, Equal Cost MultiPath (ECMP) load balancing, and the	in this paper with a new scheme called CONGA (for <i>Congestion</i>		Permission to make di	ric scenarios, while achieving average flow completions	ly in
decoupling of endpoint addresses from their location. These de-	Aware Balancing). CONGA has been implemented in custom ASICs		clasoroom use is grant for profit or commercia on the first page. Cop	and 2× of CONGA in simulated topologies with large	
sign principles are followed by next generation overlay technolo- gies that accomplish the same goals using standard encapsulations	for a major new datacenter fabric product line. While we report on lab experiments using working hardware together with simulations		author(s) must be hone republish, to post on se and/or a for. Request p	asymmetry and heavy traffic load. The symmetry and heavy traffic load. The symmetry and heavy traffic obtained by traffic of the symmetry and heavy traffic obtained by traffic obtained b	con-
such as VXLAN [35] and NVGRE [45].	and mathematical analysis, customer trials are scheduled in a few			1 Introduction tally unable to make optimal decisions and can perf	
However, it is well known [2, 41, 9, 27, 44, 10] that ECMP can	months as of the time of this writing. Figure 1 surveys the design space for load balancing and places		0 2017 Copyright held ACM 978-1-4503-465 http://dx.doi.org/10.11	poorly in asymmetric topologies. Datacenter networks must provide large bisection hand- Asymmetry is common in practice for a variety of	rea-
balance load poorly. First, because ECMP randomly hashes flows	CONGA in context by following the thick red lines through the de-		_	widh to support the increasing raffic demands of ap- plications such as big-data analytics, web services, and	vork
Permission to make digital or hard copies of all or part of this work for personal or	sign tree. At the highest level, CONGA is a distributed scheme to				
classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full cita-	allow rapid round-trip timescale reaction to congestion to cope with bursty datacenter traffic [28, 8]. CONGA is implemented within the			over many paths in multi-rooted tree topologies such as Clos [13] and Fat-tree [1]. These designs are widely de- to asymmetry? In this paper, we answer this question	n in
tion on the first page. Copyrights for components of this work owned by others than	network to avoid the deployment issues of host-based methods and			ployed; for instance, Google has reported on using Clos fabrics with more than 1 Pbps of bisection bandwidth in	eme
ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or re- publish, to post on servers or to redistribute to lists, requires prior specific permission	additional complexity in the transport layer. To deal with asymme- try, unlike earlier proposals such as Flare [27] and LocalFlow [44]			its datacenters [25]. and yet it is very resilient to network asymmetry.	
and/or a fee. Request permissions from permissions@acm.org. SIGCOMM/14, August 17-22, 2014. Chicago, IL, USA.	that only use local information, CONGA uses global congestion			The standard load balancing scheme in today's data- centers, Equal Cost MultiPath (ECMP) [16], randomly LetFlow is <i>extremely</i> simple: switches pick a pat random for each <i>flowlet</i> . That's it! A flowlet is a b	nurst.
Copyright 2014 ACM 978-1-4503-2836-4/14/08\$15.00.	information, a design choice justified in detail in §2.4.			assigns flows to different paths using a hash taken over packet headers. ECMP is widely deployed due to its sim-	s by
http://dx.doi.org/10.1145/2619239.2626316 .				plicity but suffers from well-known performance prob- switching [27, 20] was proposed over a decade age	0 as
				lems such as hash collisions and the inability to adapt to asymmetry in the network topology. A rich body werk [10, 2, 22, 23, 18, 3, 15, 21] has the senerged on this paper, flowlet switching is also a powerful techn	erin

CONGA [SIGCOMM'14]

HULA [SOSR'16]




A large set of papers on programmable data planes aim at improving performance, esp. load balancing


	a conga-sigcomm14.pdf (page 1 of 12) ✓ ② ③ Q, Search				
				ble Load Balancing Using	
			Program	nmable Data Planes	
			tta', Mukesh Hira', Cha	anghoon Kimi, Anirudh Sivaraman+, Jennifer Rexford*	
CONGA: Distribu	ted Congestion-Aware Load Balancing	(nkatta, jre			
	for Datacenters				
		ABSTRACI			
		ADSTRACT			
	dsall, Sarang Dharmapurikar, Ramanan Vaidyanathan, Kevin Chu,				DRILL [SIGCOMM'
Andy Fingerhut, Vinh Th	ne Lam (Google), Francis Matus, Rong Pan, Navindra Yadav,			DDUL - Miner Land Dalamain (co	
	George Varghese (Microsoft)			DRILL: Micro Load Balancing for	
	Cisco Systems			Low-latency Data Center Networks	
				a Ghorbani* Zibin Yang P. Brighten Godfrey	
ABSTRACT	to paths, hash collisions can cause significant imbalance if there are			Wisconsin-Madison University of Illinois at University of Illinois at	
We present the design, implementation, and e					
a network-based distributed congestion-awar anism for datacenters. CONGA exploits re					
the use of regular Clos topologies and over	poorly with asymmetry caused by link failures that occur frequently	the leaf switches each HULA swit	ABSTRACT		
tualization. It splits TCP flows into flowlet	s, estimates real-time and are disruptive in datacenters [17, 34]. For instance, the recent				
congestion on fabric paths, and allocates flo on feedback from remote switches. This ena	traffic by up to 40% despite built-in redundancy.		and pushes it to t main culprit of par		
ciently balance load and seamlessly handle a	Broadly speaking, the prior work on addressing ECMP's short-				
quiring any TCP modifications. CONGA has				Let it Flow: Resilient Asymmetric Load Balancing with Flowlet Sy	witching
custom ASICs as part of a new datacenter fa iments, CONGA has 5× better flow complet	based transport protocols (e.g., MPTCP [41]). These approaches			Erico Vanini* Rong Pan* Mohammad Alizadeh [†] Parvin Taheri* To	om Edsall"
even with a single link failure and achieves	$2-8\times$ better through all have important drawbacks. Centralized schemes are too slow	CCS Concej	and randomized a the resulting key	*Cisco Systems [†] Massachusetts Institute of Technology	
put than MPTCP in Incast scenarios. Furth		$\bullet Networks \to P_1$	asymmetry. In sir and realistic work		
chy for CONGA is provably small in Leaf-Sp CONGA is nearly as effective as a centralize	than ECMP with asymmetry (§2.4). Host-based methods such as	Keywords		Abstract better load balancing designs for datacente A defining feature of these designs is	
ing able to react to congestion in microseco	nds. Our main thesis MPTCP are challenging to deputy because network operators often			Datacenter networks require efficient multi-path load balancing to achieve high bisection bandwidth. Despite much provenses in recent versa towards addressing is spectrum are designs that are oblivious	
is that datacenter fabric load balancing is bes and requires global schemes such as CONGA	t done in the network,	In-Network Load Congestion; Scal			
Categories and Subject Descriptors: C.2.1 [Co	latency storage systems [39, 7]) bypass the kernel and implement		stability and throu	challenge, a load totalancing design that is both simple to implement and resilient to network asymmetry has remained enviro. In this roare, we show that flowler	
Networks]: Network Architecture and Design	ulen own uansport. Futurer, nost-based toad balancing adds note		CCS CONCE • Networks Nets		
Keywords: Datacenter fabric; Load balancing; Di	stributed requirements such as low latency and burst tolerance [4] in data-		KEYWORDS	is a powerful technique for resilient load balancing with accumentary. Flowlets have a remarkable elasticity prop-	
1. INTRODUCTION	centers. As our experiments with MPTCP show, this can make for		Microbursts, Loac		
Datacenter networks being deployed by cl	loud providers as well Thus from a philosophical standpoint it is worth asking: Can		ACM Reference fo Soudeh Ghorbani,	conditions on their path. We use this insight to develop Lettlow a very simple load balancing scheme that is re-	
as enterprises must provide large bisection	bandwidth to support load balancing be done in the network without adding to the com-			LetFlow, a very simple load balancing scheme that is re- silient to asymmetry. LetFlow simply picks paths at ran- dom for flowlater and het their administrational balancing schemes that require p	
an ever increasing array of applications, rang				ance the traffic on different paths. Our extensive eval-	
vices to big-data analytics. They also must pr any application to be deployed at any serve	ovide agility, enabling er, in order to realize compute globally optimal allocations, and yet be implementable in a realizable and distributed fashion to allow rapid reaction in mi-			characteristic and proceeding of the participation	
operational efficiency and reduce costs. Se	minal papers such as croseconds? Can such a mechanism be deployed today using stan-			simpler, it performs significantly better than other traffic oblivious schemes like WCMP and Presti in accurate	
VL2 [18] and Portland [1] showed how to a					bility into path
topologies, Equal Cost MultiPath (ECMP) lo decoupling of endpoint addresses from their	r location. These de- Aware Balancing). CONGA has been implemented in custom ASICs			time within 10-20% of CONGA in testhed experiments and 2× of CONGA in simulated topologies with large asymmetric topologies 13). As we discur reason is that the optimal traffic split ac	ss in §2.1, the
sign principles are followed by next general	tion overlay technolo- for a major new datacenter fabric product line. While we report on				
gies that accomplish the same goals using st such as VXLAN [35] and NVGRE [45].	andard encapsulations lab experiments using working hardware together with simulations and mathematical analysis, customer trials are scheduled in a few			ditions; hence, traffic-oblivious schemes a	
However, it is well known [2, 41, 9, 27, 4	that ECMP can months as of the time of this writing.			poorly in asymmetric topologies.	
balance load poorly. First, because ECMP r	andomly hashes flows Figure 1 surveys the design space for load balancing and places			Datacenter networks must provide large bisection band- width to support the increasing traffic demands of ap-	
	CONGA in context by following the thick red lines through the de- sign tree. At the highest level, CONGA is a distributed scheme to				
Permission to make digital or hard copies of all or part classroom use is granted without fee provided that copies	allow rapid round-trip timescale reaction to congestion to cope with			cloud storage. They achieve this by load balancing traffic over many paths in multi-rooted tree topologies such as	
for profit or commercial advantage and that copies bear	this notice and the full cita- bursty datacenter traffic [28, 8]. CONGA is implemented within the			Clos [13] and Fat-tree [1]. These designs are widely de- ployed; for instance, Google has reported on using Clos	
tion on the first page. Copyrights for components of this ACM must be honored. Abstracting with credit is permitte	ed. To copy otherwise, or re-			fabrics with more than 1 Pbps of bisection bandwidth in that requires no state to make load balance	
publish, to post on servers or to redistribute to lists, requi and/or a fee. Request permissions from permissions@acn	res prior specific permission try, unlike earlier proposals such as Flare [27] and LocalFlow [44]			its datacenters [25]. and yet it is very resilient to network asyn The standard load balancing scheme in today's data- LetFlow is <i>extremely</i> simple: switches	pick a path at
SIGCOMM'14, August 17-22, 2014, Chicago, IL, USA.	that only use local information, CONGA uses global congestion			centers, Equal Cost MultiPath (ECMP) [16], randomly assigns flows to different paths using a hash taken over	
Copyright 2014 ACM 978-1-4503-2836-4/14/08\$15.00 http://dx.doi.org/10.1145/2619239.2626316 .	information, a design choice justified in detail in §2.4.				
mas/03.001.00210.114.9/2019239.2020310 .				plicity but suffers from well-known performance prob- lems such as hash collisions and the inability to adant a way to split TCP flows across multiple	decade ago as paths without
				to asymmetry in the network topology. A rich body of causing packet reordering. Remarkably, as	


HULA [SOSR'16]


LetFlow [NSDI'17]

CONGA [SIGCOMM'14]










Today: ECMP Load Balancing


Pick among equal-cost paths by a hash of 5-tuple➤ Approximates Valiant load balancing


Preserves packet order


Problems:


- Hash collisions (coarse granularity)
- Local & stateless
 (v. bad with asymmetry due to link failures)
























A large set of papers on programmable data planes aim at improving performance, esp. load balancing



Advanced Topics in Communication Networks Programming Network Data Planes



Laurent Vanbever nsg.ee.ethz.ch

ETH Zürich Oct 22 2019

