# **ETH** zürich

D-ITET

Networked Systems TH Zürich

February 2023

Prof. Dr. Laurent Vanbever

R. Jacob, E. Kirci, A. Gran Alcoz, R. Schmid, E. Costa Molero

# Exam: Advanced Topics in Communication Networks

14 February 2023, 15:30–17:30, Room ETF C 1

- Write your name and your ETH student number below on this front page and sign it.  $\triangleright$
- Put your legitimation card (legi) on the most accessible corner of your desk.  $\triangleright$ Make sure that the side containing your name and **student number is visible**.
- Verify that you have received all task sheets (Pages 1 25).  $\triangleright$
- Do not separate the task sheets. We will collect the exams after you left the room.  $\triangleright$
- Write your answers directly on the task sheets.  $\triangleright$
- All answers fit within the allocated space—often in much less.  $\triangleright$
- If you need more space, use the **extra sheets** at the end of the exam. **Indicate the task**  $\triangleright$ in the corresponding field, and add a "see Extra Sheet X" note in the original task space.
- Read each task completely before you start solving it.  $\triangleright$
- It is not required to score all points to get the best mark.  $\triangleright$
- Answer in **English**.  $\triangleright$
- Write clearly in blue or black ink (not red) using a pen, not a pencil.  $\triangleright$
- **Cancel** invalid parts of your solutions **clearly** (e.g., by crossing them out).  $\triangleright$
- At the end of the exam, place the exam face up on the most accessible corner of your desk.  $\triangleright$ Then collect all your belongings and **exit the room** according to the given instructions.
- No written material nor calculator are allowed.

Family name:

Student legi nr.:

First name:

Signature:

Do not write in the table below (used by corrector only):

Task	Points
Programmable data planes	/23
Managing network traffic	/20
Optimizing network performance	/37
Design question	/40
Total	/120

February 2023 Exam: Advanced Topics in Communication Networks

#### Task 1: Programmable data planes

#### a) General Questions

For each of the following statements, indicate whether they are *true* or *false*. There is always one correct answer. This block of questions grants up to 4 points: 4 points for four correct answers, 2 points for two correct answers, and 0 points otherwise.


(i)	$\mathbf{P4}$	language, a	architecture, and programs	(4 Points)
	true	false	In a P4 program, all emitted headers must have been parse	ed before.
	true	false	In P4, every header can be parsed at most once.	
	true	false	P4 can only update, but not compute checksums over an en	tire packet.
	true	false	In P4, limiting a traffic flow to a fixed rate requires stateful	ıl objects.

#### (ii) Load balancing

Consider the network below:

- All links have a capacity of 10 Mbps, equal delay, and equal OSPF costs. •
- 10 Mbps of traffic toward C enters at A and B, respectively.
- All routers run per-packet ECMP.

Annotate each link with its expected traffic volume.



#### (iii) Forwarding

This block grants up to 2 points: 2 points for two correct answers, and 0 points otherwise.

false  $\operatorname{true}$ Consider the network depicted under "(ii) Load balancing." If A and B are the network's label edge routers (LER) for a BGP-free core network, then all packets destined for C's IP address belong to the same forwarding equivalence class (FEC).

#### false true Flowlet-based load balancing improves over per-packet ECMP by re-ducing the chances of packet reordering.

leave blank

(2 Points)

(2 Points)

(8 Points)

23 Points

3

#### b) Probabilistic data structures

In this task, we consider the implementation of a Bloom filter on real hardware.


On this hardware, you can **only read once and modify once** the value of a single register cell, for each register. You can do basic comparisons and computations between the read and modify. To work around this single-access-per-packet limitation, you implemented a bloom filter where each hash function  $h_i(x)$  is mapped to a different register  $R_i$ . The hash functions for this task are defined as follows:

$$h_1(x) = 2x + 3 \mod 10$$
  
 $h_2(x) = 5x - 1 \mod 10$ 

where x is a numerical input value. In this task, we will input words and use the sum of the letters' ASCII values as x. The following tables contain all the numerical values you need.

	x	2x + 3	5x - 1		x	2x +
AdvNet	578	1159	2889	boring	641	1285
s	220	443	1099	lecture	756	1515
a	97	197	484	$\mathbf{b}\mathbf{y}$	219	441
great	531	1065	2654	$\mathbf{NSG}$	232	467

(i) Update the Bloom filter by inserting the words 'AdvNet', 'is', and 'great'. Use the registers below to indicate the state of the Bloom filter after each word. (3 Points)



(ii) After inserting 'AdvNet', 'is', and 'great' in the Bloom filter, which of the other words (from the tables above) would cause a "false positive" answer by the filter? What does that mean for these words, and why can this happen? (4 Points)

False positives:

Explanation:

4

(15 Points)

(iii) Describe one advantage and one disadvantage of this workaround compared to a Bloom filter implementation with a single register. (2 Points)

	Advantage:							
	Disadvantage: _							
(iv)	Your hardware	provides a CountMin sketch with the following API:	(6 Points)					
		<pre>read_min(x): returns the value stored for x</pre>						
		<pre>increment(x): increments the counter x</pre>						
		decrement(x): decrements the counter x						
	We want to use	these functions to implement a Bloom filter with the fo	llowing API:					
		contains(x): check whether the set contains x or not						
		<pre>insert(x): inserts x into the set</pre>						
		delete(x): deletes x from the set						
	ited to one call of or decrement(x Write pseudo-co	<pre>rare supports a single "read-and-modify" access to register of read_min(x), some basic computation, and then either to implement each function of your Bloom filter. ode for the Bloom filter functions using only the CountM ("if () { } else { }") and "return" st</pre>	r increment(x) Min sketch API,					
	contains(x): _							
	- - insert(x):							
	delete(x):							

February 2023 Exam: Advanced Topics in Communication Networks

#### Task 2: Managing network traffic

#### a) Label switching theory

For each of the following statements, indicate whether they are *true* or *false*. There is always one correct answer. Each block of questions grants up to 4 points: 4 points for four correct answers, 2 points for three correct answers, and 0 points otherwise.

true	false	Penultimate hop popping is a method of reducing label lookups on the egress router.
true	false	All routers can perform SWAP operations in an MPLS network.
true	false	MPLS does not support Quality of Service (QoS) mechanisms.
true	false	RSVP takes advantage of distance-vector algorithms to distribute the state of available bandwidth.

(4 Points)

20 Points

 $\mathbf{6}$ 

leave blank



#### February 2023 Exam: Advanced Topics in Communication Networks

#### b) Label switching application

#### (16 Points)

In this task, you go through an RSVP example, compare packet and circuit switching in general, and strict/loose routes in RSVP-TE.




Figure 1: The topology of the network. Link annotations indicate the link's bidirectional capacity. All links have the same delay and unary cost.

(i) Consider the network topology in Fig. 1. Link annotations indicate the link's bidirectional capacity. All links have the same delay and unary cost. Find the shortest constrained path(s) for an aggregated traffic demand of 75 Gbps from Router A to Router G. Describe the steps of your reasoning.
(3 Points)

Explain two benefits of packet switching and circuit switching each.	(4 Po
Packet switching benefit 1:	

7

	vitching benefit 2:
Give and	explain three distinct arguments to support the following statement: " ritching (e.g., MPLS) gives the best of both worlds (packet and circuit s (6 1
Give and circuit sw ing)." Argumen	explain three distinct arguments to support the following statement: " itching (e.g., MPLS) gives the best of both worlds (packet and circuit s

	Argument 3:
v)	Explain what strict and loose routes are in RSVP-TE. Propose one scenario where yo would pick strict route over the loose route and explain your reasoning. (3 Points
	Strict routes:
	Loose routes:
	Scenario:

## 9

#### February 2023Exam: Advanced Topics in Communication Networks

#### Task 3: Optimizing network performance

#### a) Quality of Service (QoS)

(i) Fig. 2 depicts the structure of a QoS-enabled router. Name the different components of the router, marked with identifiers 1 to 4. Describe their function briefly. (8 Points)




Figure 2: Building blocks of a quality-of-service (QoS) implementation in a network switch.

(1) N	lame:
(1) F	unction:
(2) N	Iame:
(2) F	unction:
(3) N	lame:
(3) F	unction:
(4) N	lame:
(4) F	unction:

leave blank

leave blank

### 10 37 Points

(24 Points)

- (ii) For each scenario below, QoS can be helpful. Describe how you would configure the QoS-enabled router to achieve the described goal. You can assume that all components from subtask (i) are fully programmable.
   (12 Points)
  - The router gets attacked with a flood of TCP SYN packets (at its input). As a result, the output link is congested and some legitimate packets get dropped. How would you configure the QoS-enabled router to mitigate the SYN-flood attack?

• The router serves a heavy load of bursty TCP traffic. A significant number of packets get dropped and, yet, the output link is under-utilized. You suspect that it is due to TCP global synchronization. How would you configure the QoS-enabled router to break the synchronization of TCP flows and increase the output link utilization?

• The router is located in a data center and serves traffic from multiple tenants. You want to make sure that each tenant gets an equal portion of the output-link resources. How would you configure the QoS-enabled router to satisfy this objective?

# February 2023 Exam: Advanced Topics in Communication Networks 12 • The router is located in a data center and serves TCP flows of various sizes Packets

	completed flows per time interval. How would you configure the QoS-er to achieve this objective?	nabled ro
	he setup of Fig. 2, you want to implement a token-bucket algorithm. e a high-level explanation of how the algorithm works.	(4 Po
Giv		(4 Po
Giv	e a high-level explanation of how the algorithm works.	(4 Po
Giv	e a high-level explanation of how the algorithm works.	(4 Po
Giv	e a high-level explanation of how the algorithm works.	(4 Po

#### b) Fast convergence

Consider the network topology in Fig. 3. Each link is annotated with its IGP weight. The network runs MPLS, where each router builds a label switched path (LSP) towards the others, following the IGP shortest-paths.




Figure 3: Network topology.

(i) Compute the shortest path from each of the different routers towards R7, and their cost. For now, do not consider any link failure. (2 Points)

Path between  $R1 \rightarrow R7$ : Cost of R1 $\rightarrow$ R7: Path between R2 $\rightarrow$ R7: \_\_\_\_ Cost of  $R2 \rightarrow R7$ : Path between R3 $\rightarrow$ R7: Cost of R3 $\rightarrow$ R7: Path between  $R4 \rightarrow R7$ : Cost of R4 $\rightarrow$ R7: Path between  $R5 \rightarrow R7$ : Cost of R5 $\rightarrow$ R7: Path between R6 $\rightarrow$ R7: \_\_\_\_\_ Cost of R6 $\rightarrow$ R7: \_

leave blank

#### (13 Points)

(ii)	Which router(s), if any, can be considered a LFA of R1 to reach R7, for the failure between R1 and R4? Justify your answer.(3 Points)
(iii)	Does R1 have any <i>remote</i> LFA (RLFA) towards R7, for the failure between R1 and R4?
	Justify your answer. (3 Points)
(iv)	We want to provide <i>router-disjoint</i> end-to-end LSP protection between R1 and R7. Can we achieve it with the current topology? If yes, provide (all) the possible <i>router-disjoint</i> end-to-end LSP protection path(s) between R1 and R7. If not, justify why. (3 Points)


(v) Name one advantage and one drawback of using *per-link* LSP protection with respect to LFAs. (2 Points)

Advantage:			
Drawback:			

February 2023 Exam: Advanced Topics in Communication Networks

#### Task 4: IP Routing meets Ethernet Switching


40 Points




Traditional IP routers (operating at layer 3) learn how to forward IP packets using distributed routing protocols (e.g. OSPF or BGP). In contrast, Ethernet switches (operating at layer 2) learn how to forward Ethernet frames based *on the traffic* they observe: When they receive an Ethernet frame on port X sourced by a MAC address M, they remember to send frames to M onto port X. If they need to forward a frame for an unknown destination MAC, they simply flood it.

Your goal is to implement an IP router in P4 that learns which next hops to use like an Ethernet switch: It dynamically learns how to forward IP packets by observing the traffic and flooding IP packets when necessary.

Throughout this task, we will consider the network in Fig. 4. It contains three P4 switches (S1, S2, S3) connected to five IP hosts (h1, ..., h5) located in three different subnets: 10.0.0.0/24, 20.0.0.0/24, and 30.0.0.0/24. We assume that the hosts have been pre-configured with a default IP gateway (for 0.0.0.0/0) and that their ARP tables have been pre-configured statically.





#### a) Flooding

Your colleague has already correctly implemented the flooding part which makes a P4 switch flood the IP packets it receives on all ports *but* the one they came on (Fig. 5). With this code in place, all hosts can ping each other.

The P4 code uses multicast groups, as seen in the exercises for L2 flooding. Your colleague also defined the content of the select\_mcast\_grp table on all switches (Fig. 6).

```
1
  /* -*- P4_16 -*- */
\mathbf{2}
  #include <core.p4>
3
  #include <v1model.p4>
4
\mathbf{5}
  const bit<16> TYPE_IPV4 = 0x800;
6
7
  8
9
  typedef bit<9> egressSpec_t;
10
  typedef bit<48> macAddr_t;
11
  typedef bit<32> ip4Addr_t;
12
13
  header ethernet_t {
14
      macAddr_t dstAddr;
15
      macAddr_t srcAddr;
16
      bit<16>
               etherType;
17
  }
18
19
  header ipv4_t {
20
      bit<4>
               version;
21
      bit<4>
               ihl;
22
      bit<6>
               dscp;
23
      bit<2>
               ecn;
24
      bit<16>
               totalLen;
25
      bit<16>
               identification;
26
      bit<3>
               flags;
27
               fragOffset;
      bit<13>
28
      bit<8>
               ttl;
29
      bit<8>
               protocol;
30
      bit<16>
               hdrChecksum;
31
      ip4Addr_t srcAddr;
32
      ip4Addr_t dstAddr;
33
  }
34
35
  struct headers {
36
      ethernet_t
                   ethernet;
37
      ipv4_t
               ipv4;
38
  }
39
40
  /***** P A R S E R
                                      41
42 parser MyParser(packet_in packet,
43
                  out headers hdr,
44
                  inout metadata meta,
45
                  inout standard_metadata_t standard_metadata) {
46
47
      state start {
          packet.extract(hdr.ethernet);
48
49
          transition select(hdr.ethernet.etherType){
50
              TYPE_IPV4: parse_ipv4;
51
              default: accept;
52
          }
53
      }
54
```

18

(5 Points)

```
55
      state parse_ipv4 {
56
          packet.extract(hdr.ipv4);
57
          transition accept;
58
      }
59
  }
60
61
62
     PROCESSING
                                                           *****************/
63
  control MyIngress(inout headers hdr,
64
65
                     inout metadata meta,
66
                     inout standard_metadata_t standard_metadata) {
67
      action set_mcast_grp(bit<16> mcast_grp) {
68
69
          standard_metadata.mcast_grp = mcast_grp;
70
      }
71
72
      table select_mcast_grp {
73
          key = {
74
              standard_metadata.ingress_port : exact;
75
          }
76
          actions = {
              set_mcast_grp;
77
78
              NoAction;
79
          }
80
          size = 32;
81
          default_action = NoAction;
82
      }
83
84
      apply {
85
          select_mcast_grp.apply();
86
      }
87
  }
88
89
  // [...] Rest of the p4 program is trimmed (not relevant)
```

Figure 5: P4 code skeleton

```
mc_node_create 0 2 3
 1
\mathbf{2}
  mc_node_create 1 1 3
3
  mc_node_create 2 1 2
4
5
  mc_mgrp_create 1
6
  mc_node_associate 1 0
7
8
  mc_mgrp_create 2
9
  mc_node_associate 2 1
10
11 mc_mgrp_create 3
12 mc_node_associate 3 2
13
14 table_add select_mcast_grp set_mcast_grp 1 => 1
15 table_add select_mcast_grp set_mcast_grp 2 => 2
16 table_add select_mcast_grp set_mcast_grp 3 => 3
```

Figure 6: Configuration of the Multicast group and initial table content

#### February 2023 Exam: Advanced Topics in Communication Networks

Explain in English what the **select\_mcast\_grp** table does, what the rules in the table mean, and why they lead to traffic being multicasted on all ports but the incoming one.

(5 Points)

Role of the select_mcast_grp table:	
Semantic of the rules:	
Why do the rules work:	

#### b) Learning without collision

(15 Points)

Now that you have a way to flood IP packets, you turn your attention to IP learning.

As for L2 learning, the idea is to have the P4 switches remember the incoming port onto which they receive an IP packet sourced by X, and use it as the outgoing port to use when they receive an IP packet destined to X. If the P4 switch does not know how to reach X, it should flood the packet on all the ports but the incoming one.

Unlike normal L2 learning (the one we have seen in the exercises), we ask you to implement a solution that does **not** rely on a controller that modifies match-action tables. Instead, the P4 switch should remember how to reach each source IP using data plane state only.

You think of using a hash table which will store the output port to use for each IP address. You define a register ipv4\_forwarding\_table (line 7 in the code below). As you can see, port numbers are stored on 9 bits. For simplicity, you can assume (for now) that hash collisions *never* happen. You can also assume that all the 8192 entries are initialized to 0.

Complete the ingress pipeline processing logic in the P4 code below (Fig. 7) to implement the IP learning as described above.

*Hint:* We provide you with the documentation to access registers (read, write) as well as how to calculate hash in Fig. 8.

```
1
   control MyIngress(inout headers hdr, inout metadata meta,
2
                        inout standard_metadata_t standard_metadata) {
3
4
       register < bit < 9 >> (8192) ipv4_forwarding_table;
\mathbf{5}
6
       action set_mcast_grp(bit<16> mcast_grp) {
\overline{7}
            standard_metadata.mcast_grp = mcast_grp;
8
       }
9
10
       table select_mcast_grp {
11
            key = {
12
                 standard_metadata.ingress_port : exact;
13
            }
14
            actions = {
15
                 set_mcast_grp;
16
                 NoAction:
17
            }
18
            size = 32;
19
            default_action =
                                 NoAction;
20
       }
21
22
       apply { // FILL ME IN
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
```

- -

eave blank

21

February 2023	Exam: Advanced Topics in Communication Networks	22
40		
41		
42		
43		
44		
45		
46		
47		
48 49		
$50 $ }		
51 }		

Figure 7: P4 code skeleton

```
1 extern register <T>;
  void read(out T result, in I index);
2
3
  void write(in I index, in T value);
4
5
  /***
6
   \ast A register object is created by calling its constructor. This
7
   * creates an array of 'size' identical elements, each with type
8
   * T. The array indices are in the range [0, size-1]. For
9
   * example, this constructor call:
10
11
          register <bit <32>>(512) my_reg;
12
13
   * allocates storage for 512 values, each with type bit<32>.
14
   */
15
  extern void hash<O, T, D, M>(out O result, in HashAlgorithm algo, in T base,
16
       in D data, in M max);
17
  /***
18
   * Calculate a hash function of the value specified by the data
19
   * parameter. The value written to the out parameter named result
20
    * will always be in the range [base, base+max-1] inclusive, if max >=
21
22
   * 1. If max=0, the value written to result will always be base.
23
24
   * @param O
                        Must be a type bit<W>
25
   * @param D
                        Must be a tuple type where all the fields are bit-
      fields (type bit<W> or int<W>) or varbits.
26
   * @param T
                        Must be a type bit<W>
27
   * @param M
                        Must be a type bit<W>
28
29
   * For example:
30
31
   * hash(output, HashAlgorithm.crc16, (bit<32>)0, {hdr.ipv4.srcAddr,
32
                                                       hdr.ipv4.dstAddr,
33
                                                       hdr.tcp.srcPort,
34
                                                       hdr.tcp.dstPort,
35
                                                       hdr.ipv4.protocol},
36
                                                       (bit<32>)8192);
37
38
    * computes a hash value of the 5-tuple between 0 and 8192 and store the
      results in the variable output.
39
   */
```

Figure 8: P4 documentation on how to use the hash and register functions

#### c) Learning with (a bounded amount of) collisions

We now relax the assumption that hash collisions never happen. We ask you to devise a scheme that allows the P4 switches to ensure correct forwarding *even* if there is a hash collision. For simplicity though, we assume that at most two distinct IP addresses may collide on the same hash index.

In the following, we ask you to explain in English and in details how you would modify your solution to: (i) *detect* collisions (for up to 2 IP addresses); **and** (ii) *handle* them so that forwarding is still performed correctly.

Be specific in your answers: if you adapt the data structures, explain how.

(i) Your proposed modifications to *detect* collisions: (4 Points)

(ii) Your proposed modifications to *handle* collisions:

(6 Points)

23

(10 Points)

#### d) Learning leveraging the IP hierarchy

We finally want to improve the routing scheme by reducing the amount of flooding required.

To do so, we will leverage that IP addresses are hierarchical: They can be grouped by their longest common prefix (contrary to MAC addresses). For instance, if a P4 switch observes traffic for 10.0.0.1 and 10.0.0.200 arriving on the same output port, it could infer that traffic for any other thus-far-unseen IP addresses in 10.0.0.0/24 should leave via this port as well (e.g., for 10.0.0.10) instead of flooding it.

In practice, this inference may sometimes be wrong; e.g., it could be that the traffic for 10.0.0.10 should go through another port than the traffic for 10.0.0.1 and 10.0.0.200. For simplicity though, we assume here that /24-prefix-based inference is *always* correct.

We ask you to implement a feature that periodically learns the corresponding /24-prefix entries and download them into the switch. This feature should work alongside the solution from the previous questions. If you have not answered the previous questions, you may assume that IP learning is working as specified.

In this sub-task, you *must* use the controller and add an extra match-action table.

(i) Explain in English and *in details* how you would implement this feature using the controller and a new table. (5 Points)

(ii) Write down the table definition in P4.

(2 Points)

24

eave blank

(10 Points)

\_\_\_\_\_

)	Explain the new table control flow; that is, explain in details how you would chain ta together. (3 Poi